



MICROCHIP

AN555

Software Implementation of Asynchronous Serial I/O

INTRODUCTION

The PIC16CXX microcontrollers from Microchip Technology, Inc., are mid-range, high performance EPROM based 8-bit microcontrollers. Some of the members of this series (like PIC16C71 and PIC16C84) do not have an on-chip hardware asynchronous serial port. This application note describes the Interrupt driven Software implementation of Asynchronous Serial I/O (Half Duplex RS-232 Communications) using PIC16CXX microcontrollers. These microcontrollers can operate at very high speeds with a minimum of 250 ns cycle time (with input clock frequency of 16 MHz). To test the RS-232 routines, a simple Digital Volt Meter (DVM)/Analog Data Acquisition Systems has been implemented using PIC16C71 in which upon reception of a command from host (IBM® PC), an 8-bit value of the selected A/D channel is transmitted back to host.

IMPLEMENTATION

A half duplex Interrupt driven software implementation of RS-232 communications using PIC16C71 is described in detail below. The transmit pin used in the example code is RB7 and receive pin is connected to RTCC/RA4 pin (see Figure 2). Of course these pins are connected with appropriate voltage translation to/from RS-232/CMOS levels. The voltage translation is given described with schematics in the hardware section of this application note.

Transmit Mode

The transmit mode in software is quite straight forward to implement using interrupts. Once the input clock frequency and baud rate is known, the number of clock cycles per bit can be computed. The on-chip Real Time Clock Counter (RTCC) along with the prescaler can be used to generate interrupt on RTCC overflow. This RTCC overflow interrupt can be used as timing to send each bit. The Input clock frequency ("CkIn") and the Baud Rate ("BaudRate") are programmable by the user and the RTCC time-out value (the period for each bit) is computed at assembly time. Whether the prescaler must be assigned to RTCC or not is also determined at assembly time. This computation is done in the header file "rs232.h". Note that very high speed transmissions can be obtained if transmission is done with software delays instead of every interrupt driven, however, the processor will be totally dedicated to this job.

Transmission of a byte is performed by calling "PutChar" function and the data byte in the "TxReg" is transmitted out. Before calling this function ("PutChar"), the data must be loaded into TxReg and also made sure that serial port is free. The serial port is free when both _txmtProgress and _rcvOver bits are cleared (see description of these bits in the Serial Status/Control Reg table given later).

Summary of "PutChar" function :

- 1) Make sure _txmtProgress & _rcvOver bits are cleared
- 2) Load TxReg with data to be transmitted
- 3) CALL PutChar function

Receive Mode

The reception mode implementation is slightly different from the transmit mode. Unlike the transmit Pin (TX pin in the example code is RB7, but could be any I/O pin), the receive pin (RX Pin) must be connected to RTCC/RA4 Pin. This is because in reception, the Start Bit which is asynchronous in nature, must be detected. To detect the start bit, when put in Reception mode, the RTCC module is configured to counter mode . The OPTION register is configured so that RTCC module is put in counter mode (increment on external clock on RTCC/RA4 Pin) and set to increment on falling edge on RTCC/RA4 pin with no prescaler assigned. After this configuration setup, RTCC (File Reg 1) is loaded with 0xFF. A falling edge on RTCC Pin will make RTCC roll over from 0xFF to 0x00, thus generating an interrupt indicating a Start Bit. The RTCC/RA4 pin is sampled again to make sure the transition on RTCC is not a glitch. Once the start bit has been detected, the RTCC module is reconfigured to increment on internal clock and the prescaler is assigned to it depending on input master clock frequency and the baud rate (configured same way as the transmission mode).

The software serial port is put in reception mode when a call is made to function "GetChar". Before calling this function make sure serial port is free (i.e. _txmtProgress and _rcvOver status bits must be 0). On completion of reception of a byte, the data is stored in RxReg and _rcvOver bit is set to 0.

Summary of "GetChar" function:

- 1) Make sure _txmtProgress & _rcvOver bits are cleared
- 2) CALL GetChar function
- 3) The received Byte is in TxReg after _rcvOver bit is cleared


Software Implementation of Asynchronous Serial I/O

Parity Generation

Parity can be enabled at assembly time by setting “_PARITY_ENABLE” flag to TRUE. If enabled, the parity can be set to either EVEN or ODD parity. In transmission mode, if parity is enabled, the parity bit is computed and transmitted as the ninth bit. On reception, the parity is computed on the received byte and compared to the ninth bit received. If a match does not occur the parity error bit is set in the RS-232 Status/Control

Register (_ParityErr bit of SerialStatus reg). The parity bit is computed using the algorithm shown in Figure 1. This algorithm is highly efficient using PIC16CXX's SWAPF and XORWF instructions (with ability to have the destination as either file register itself or W register) and the sub-routine (called “GenParity”) is in file “txmtr.asm”.

FIGURE 1 - AN EFFICIENT PARITY GENERATION SCHEME IN SOFTWARE



Assembly Time Options

The firmware is written as a general purpose routines and the user must specify the following parameters before assembling the program. The Status/Control register is also described below:

TABLE 1 - LIST OF ASSEMBLY TIME OPTIONS

_ClkIn	Input clock frequency of the processor.
_BaudRate	Desired Baud Rate. Any valid value can be used. The highest Baud Rate achievable depends on Input Clock Freq. 600 to 4800 Baud was tested using 4 MHz Input Clock. 600 to 19200 Baud was tested using 10 MHz Input Clock. Higher rates can be obtained using higher Input Clock Frequencies. Once the _BaudRate & _ClkIn are specified, the program automatically selects all the appropriate timings.
_DataBits	Can specify 1 to 8 data bits.
_StopBits	Limited to 1 Stop Bit. Must be set to 1.
_PARITY_ENABLE	Parity Enable Flag. Set it to TRUE or FALSE. If PARITY is used, then set it to TRUE, else FALSE. See “_ODD_PARITY” flag description below.
_ODD_PARITY	Set it to TRUE or FALSE. If TRUE, then ODD PARITY is used, else mEVEN Parity Scheme is used. This Flag is ignored if _PARITY_ENABLE is set to FALSE.
_USE_RTSCTS	RTS & CTS Hardware handshaking signals. If set to FALSE, no hardware handshaking is used. If set to TRUE, RTS & CTS use up 2 I/O Pins of PortB.

Software Implementation of Asynchronous Serial I/O

TABLE 2 - BIT ASSIGNMENTS OF SERIAL STATUS/CONTROL REGISTER ("SERIALSTATUS" REG)

Bit #	Name	Description
0	_txmtProgress	1 = Transmission in progress. 0 = Transmission line free.
1	_txmtEnable	Set this bit to 1 on initialization to enable transmission. This bit may be used to abort a transmission. The transmission is aborted if in the middle of a transmission (i.e. when _txmtProgress bit is 1) _txmtEnable bit is set to 0. This bit gets automatically set when PutChar function is called.
2	_rcvProgress	1 = Middle of a byte reception. 0 = Reception of a byte (in RxReg) is complete and is set to 1 when a valid start bit is detected in reception mode.
3	_rcvOver	0 = Completion of reception of a byte. The user's code can poll this bit after calling "GetChar" function and check to see if it is set. When set, the received byte is in RxReg. Other status bits should also be checked for any reception errors.
4	_ParityErr	1 = Parity error on reception (irrespective of Even Or Odd parity chosen). Not applicable if No Parity is used.
5	_FrameErr	1 = Framing error on reception.
6		Unused
7	_parityBit	The 9th bit of transmission or reception. In transmission mode, the parity bit of the byte to be transmitted is set in this bit. In receive mode, the 9th bit (or parity bit) received is stored in this bit. Not Applicable if no parity is used.

Software Implementation of Asynchronous Serial I/O

Hardware

The hardware is primarily concerned with voltage translation from RS-232 to CMOS levels and vice versa. Three circuits are given below and the user may choose which ever best suits his application. The primary difference between each solution is cost versus number of components. Circuits in Figure 3 and 4 are very low cost but have more components than the circuit in Figure 2. The circuit in Figure 2 interfaces to RS-232 line using a single chip (MAX-232) and single +5V supply. The circuit in Figure 3 is a low cost RS-232 Interface but requires two chips and a single +5V supply source.

Figure 4 shows a very low cost RS-232 Interface to an IBM PC® with no external power requirements. The circuit draws power from RS-232 line (DTR) and meets the spec of drawing power less than 5mA. This requires that the host to communicate must assert DTR high and RTS low. The power is drawn from DTR line and this requires that DTR to be asserted high and must be at least 7V. The negative -5 to -10 V required by LM339 is drawn from RTS line and thus the host must assert RTS low. This circuit is possible because of the low current consumption of PIC16C71 (typical 2 mA).

FIGURE 2 - SINGLE CHIP FOR RS-232 INTERFACE (SINGLE +5V SUPPLY)






FIGURE 3 - LOW COST RS-232 INTERFACE (TWO CHIPS, SINGLE +5V SUPPLY)



Software Implementation of Asynchronous Serial I/O


FIGURE 4 - LOW COST, LOW POWER RS-232 INTERFACE (POWER SUPPLIED BY RS-232 LINES)



Test Program

To test the transmission and reception modules, a main program is written in which the PIC16C71 waits to receive a command from a host through the RS-232. On reception of a byte (valid commands are 0x00, 0x01, 0x02 & 0x03), the received byte is treated as the PIC16C71's A/D channel number and the requested channel is selected, an A/D conversion is started and when the conversion is complete (in about 20 μ s) the digital data (8 bits) are transmitted back to the host. A Microsoft® Windows® program running on an IBM PC/AT® was written to act as a host and collect the A/D data from PIC16C71 via an RS-232 port. The Windows program (DVM.EXE) runs as a background job and displays the A/D data in a small window (similar to the CLOCK program that comes with MS Windows). The windows program and the PIC16C71 together act like a data acquisition system or a digital volt meter (DVM). The block diagram of the system is shown in Figure 2. The input clock frequency is fixed at 4 MHz and RS-232 parameters are set to 1200 Baud, 8-bits, 1 Stop Bit and No Parity. The program during development stage was also tested at 1200, 2400, 4800 Baud Rates @ 4 MHz Input Clock and up to 19200 Baud @ 10 MHz input clock frequency (all tests were performed with No Parity, Even Parity and Odd Parity at 8 and 7 Data Bits).

FIGURE 5 - MS WINDOWS PROGRAM
FETCHING A/D DATA FROM
PIC16C71 VIA RS-232



Software Implementation of Asynchronous Serial I/O

Source Code

The PIC16CXX source code along with the Microsoft® Windows™ DVM Program (executable running on an IBM PC/AT under MS Windows 3.1 or higher) is available on Microchip's BBS. The assembly code for PIC16CXX must be assembled using Microchip's Universal Assembler, MPASM. The code cannot be assembled using the older assemblers without significant modifications. It is suggested that user's who do not have the new assembler MPASM, must change to the new version.

The MS Windows Program (DVM.EXE) runs under MS Windows 3.1 or higher. The program does not have any menus and shows up as a small window displaying A/D Data and runs as a background job. There are a few command line options and are described below :

- Px : x is the comm port number (e.g. - P2 selects COM2). Default is COM1
- Cy : y is the number of A/D channels to display. Default is one channel (channel #1)
- Sz : z is a floating point number that represents the scaling factor (For example - S5.5 would display the data as 5.5<sup>8bit A/D>/256). The default value is 5.0 volts. -S0 will display the data in raw format without any scaling.

<i>Author:</i>	Amar Palacherla Logic Products Division
<i>Code Update:</i>	Scott Fink - Sr. Applications Engineer Logic Products Division

Appendix A - RS232.H

```
/* NOLIST
 *
 * PIC16C6X/7X/8X
 * RS-232 Header File
 *
 * ClkOut    equ     (_ClkIn >> 2)          ; Instruction Cycle Freq = CLKIN/4
 *
 * _CyclesPerBit set     (_ClkOut/_BaudRate)
 * _tempCompute set     (_CyclesPerBit >> 8)
 *
 * Auto Generation Of Prescaler & Rtcc Values
 * Computed during Assembly Time
 *
 * At first set Default values for RtccPrescale & RtccPreLoad
 *
 * RtccPrescale set     0
 * RtccPreload  set     _CyclesPerBit
 * usePrescale set     FALSE
 *
 * if (_tempCompute >= 1)
 *   RtccPrescale set     0
 *   RtccPreload  set     (_CyclesPerBit >> 1)
 *
 *   UsePrescale set     TRUE
 *
 *   if (_tempCompute >= 2)
 *     RtccPrescale set     1
 *     RtccPreload  set     (_CyclesPerBit >> 2)
 *   endif
 *
 *   if (_tempCompute >= 4)
 *     RtccPrescale set     2
 *     RtccPreload  set     (_CyclesPerBit >> 3)
 *   endif
 *
 *   if (_tempCompute >= 8)
 *     RtccPrescale set     3
 *     RtccPreload  set     (_CyclesPerBit >> 4)
 *   endif
 */


```

Software Implementation of Asynchronous Serial I/O

```
if (_tempCompute >= 16)
    RtcCPrescale set 4
    RtcCPreLoad set (_CyclesPerBit >> 5)
endif

if (_tempCompute >= 32)
    RtcCPrescale set 5
    RtcCPreLoad set (_CyclesPerBit >> 6)
endif

if (_tempCompute >= 64)
    RtcCPrescale set 6
    RtcCPreLoad set (_CyclesPerBit >> 7)
endif

if (_tempCompute >= 128)
    RtcCPrescale set 7
    RtcCPreLoad set (_CyclesPerBit >> 8)
endif

if( (RtcCPrescale == 0) && (RtcCPreLoad < 60) )
    messg "Warning : Baud Rate May Be Too High For This Input Clock"
endif

; Compute RTC & Prescaler Values For 1.5 Times the Baud Rate for Start Bit Detection
;

-SBitCycles set (_C1kOut/_BaudRate) + ((_C1kOut/4) / _BaudRate)

-BITL_INIT set 08
-SbitPrescale set 0
-SbitRtcLoad set _SbitCycles

if (_tempCompute >= 1)
    SbitPrescale set 0
    SbitRtcLoad set (_SbitCycles >> 1)
endif

if (_tempCompute >= 2)
```

```
SBitPrescale set    1
SBitRtccLoad set   2 (_SBitCycles >> 2)
endif

if (_tempCompute >= 4)
  SBitPrescale set 2
  SBitRtccLoad set 3 (_SBitCycles >> 3)
endif

if (_tempCompute >= 8)
  SBitPrescale set 3
  SBitRtccLoad set 4 (_SBitCycles >> 4)
endif

if (_tempCompute >= 16)
  SBitPrescale set 4
  SBitRtccLoad set 5 (_SBitCycles >> 5)
endif

if (_tempCompute >= 32)
  SBitPrescale set 5
  SBitRtccLoad set 6 (_SBitCycles >> 6)
endif

if (_tempCompute >= 64)
  SBitPrescale set 6
  SBitRtccLoad set 7 (_SBitCycles >> 7)
endif

if (_tempCompute >= 128)
  SBitPrescale set 7
  SBitRtccLoad set 8 (_SBitCycles >> 8)
endif

;
; *****
; #define _Cycle_Offset1 24                                ; account for interrupt latency, call time
LOAD_RTCC MACRO Mode, K, Prescale
if (UsePrescale == 0 && Mode == 0)
```

Software Implementation of Asynchronous Serial I/O

```

movlw -K + _Cycle_Offset1
else
    movlw -K + (_Cycle_Offset1 >> (Prescale+1)) ; Re Load RTCC init value + INT Latency Offset
endiff
    movwf _rtcc      ; Note that Prescaler is cleared when RTCC is written

ENDM
***** LOAD_BITCOUNT MACRO
    if _PARITY_ENABLE
        movlw _Databits+1
        movwf BitCount
        movlw 1
        movwf ExtraBitCount
    endiff

    ENDM
    ; Pin Assignment
    ; RX pin is connected to RA4, ie. bit 4
    #define RX_MASK 0x10
    #define RX_Pin _porta,4
    #define RX_RxPin : RA4
    #define RX_RxTemp ,4

    #define TX _portb,7
    ; TX Pin , RB7
    ; RTS Pin, Output signal
    #define _RTS _portb,5
    ; CTS Pin, Input signal
    #define _CTS _portb,6

    #define_txmtProgress SerialStatus,0
    #define_txmtEnable SerialStatus,1

    #define_rcvProgress SerialStatus,2
    #define_rcvOver SerialStatus,3
    #define_ParityErr SerialStatus,4
    #define_FrameErr SerialStatus,5

    #define_parityBit SerialStatus,7
*****
```

```

OPTION_SBIT    set    0x38          ; Increment on Ext Clock (falling edge), for START Bit Detect
if UsePrescale
OPTION_INIT    set    0x00          ; Prescaler is used depending on Input Clock & Baud Rate
else
OPTION_INIT    set    0x0F
endif

CBLOCK        0xC          ; Transmit Data Holding/Shift Reg
TxReg         RxReg          ; Rcv Data Holding Reg
SerialStatus  RxTemp         ; Txmt & Rxv Status/Control Reg
BitCount      ExtrabitCount ; Parity & Stop Bit Count
SaveWReg     Savestatus      ; temp hold reg of WREG on INT
                           ; temp hold reg of STATUS Reg on INT
temp1, temp2
ENDC
;*****
LIST

```

Software Implementation of Asynchronous Serial I/O

Appendix B - RS232.ASM

```
TITLE      "RS232 Communications : Half Duplex : PIC16C6x/7x/8x"
SUBTITLE   "Software Implementation : Interrupt Driven"
SUBSUBTITLE "Software Implementation Of RS232 Communications Using PIC16CXX
              Half-Duplex"

; These routines are intended to be used with PIC16C6X/7X family. These routines can be
; used with processors in the 16C6X/7X family which do not have on board Hardware Async
; Serial Port.
; MX.

; Description :
; Half Duplex RS-232 Mode Is implemented in Software.
; Both Reception & Transmission are Interrupt driven
; Only 1 peripheral (RTCC) used for both transmission & reception
; RTCC is used for both timing generation for bit transmission & bit polling
; and Start Bit Detection in reception mode.
; This is explained in more detail in the Interrupt Subroutine.
; Programmable Baud Rate (speed depending on Input Clock Freq.), programmable
; #of bits, Parity enable/disable, odd/even parity is implemented.
; Parity & Framing errors are detected on Reception

;RS-232 Parameters

;The RS-232 Parameters are defined as shown below:

;_ClkIn      : Input Clock Frequency of the processor
;               (NOTE : RC Clock Mode Is Not Suggested due to wide variations)
;_BaudRate   : Desired Baud Rate. Any valid value can be used.
;               The highest Baud Rate achievable depends on Input Clock Freq.
;               300 to 4800 Baud was tested using 4 MHz Input Clock
;               300 to 19200 Baud was tested using 10 MHz Input Clock
;               Higher rates can be obtained using higher Input Clock Frequencies.
;               Once the _BaudRate & _ClkIn are specified the program
;               automatically selects all the appropriate timings
;               Can specify 1 to 8 Bits.
;_DataBits   : Limited to 1 Stop Bit. Must set it to 1.
;_StopBits   : Parity Enable Flag. Set it to TRUE or FALSE. If PARITY
;_PARITY_ENABLE : is used, then set it to TRUE, else FALSE. See "ODD_PARITY" flag
;_ODD_PARITY : description below
;               Set it to TRUE or FALSE. If TRUE, then ODD PARITY is used, else
;               EVEN Parity Scheme is used.
;               This Flag is ignored if _PARITY_ENABLE is set to FALSE.
```

Software Implementation of Asynchronous Serial I/O

Usage : An example is given in the main program on how to Receive & Transmit Data

In the example, the processor waits until a command is received. The command is interpreted as the A/D Channel Number of PIC16C71. Upon reception of a command, the desired A/D channel is selected and after A/D conversion, the 8 Bit A/D data is transmitted back to the Host.

The RS-232 Control/Status Reg's bits are explained below :

```

"SerialStatus"
    : RS-232 Status/Control Register

Bit 0   : _txmtInProgress      (1 if transmission in progress, 0 if transmission is complete)
          After a byte is transmitted by calling "PutChar" function, the user's code can poll this bit to check if transmission is complete.
          This bit is reset after the STOP bit has been transmitted.
          Set this bit to 1 on initialization to enable transmission.
          This bit can be used to Abort a transmission while the transmitter
          is in progress (i.e when -txmtProgress = 1)

Bit 1   : _txmtEnable        Indicates that the receiver is in middle of reception. It is reset w
          when -txmtInProgress = 0
          This bit indicates the completion of Reception of a Byte. The user's
          code can poll this bit after calling "GetChar" function. Once "GetC
          har" function is called, this bit is 1 and is set to 0 after reception o
          a complete byte (parity bit if enabled & stop bit)
          A 1 indicates Parity Error on Reception (for both even & odd parity
          A 1 indicates Framing Error on Reception

Bit 2   : _rcvInProgress      Unimplemented Bit
          The 9 th bit of transmission or reception (status of PARRY bit
          if parity is enabled)

Bit 3   : _rcvOver           Unimplemented Bit

Bit 4   : _ParityErr          Unimplemented Bit
          The 9 th bit of transmission or reception (status of PARRY bit
          if parity is enabled)

Bit 5   : _FrameErr          Unimplemented Bit

Bit 6   : _unused_           Unimplemented Bit

Bit 7   : _parityBit          The 9 th bit of transmission or reception (status of PARRY bit
          if parity is enabled)

To Transmit A Byte Of Data :
    1) Make sure _txmtInProgress & _rcvOver bits are cleared
    2) Load TxReg with data to be transmitted
    3) CALL PutChar function

To Receive A Byte Of Data :
    1) Make sure _txmtInProgress & _rcvOver bits are cleared
    2) CALL GetChar Function
    3) The received Byte is in TxReg after _rcvOver bit is cleared

Rev 2, May 17,1994 Scott Fink
Corrected 7 bit and parity operation. Protected against inadvertant WDT reset.
corrected prescaler settings. Protected against inadvertant WDT reset.
*****
```

Software Implementation of Asynchronous Serial I/O

```
Radix      DEC
EXPAND

include      "16Cxx.h"

; *****
; **** Setup RS-232 Parameters
; *****

_ClkIn     equ    4000000          ; Input Clock Frequency is 4 MHz
_BaudRate   set    1200           ; Baud Rate (bits per second) is 1200
_DatBits    set    8              ; 8 bit data, can be 1 to 8
_StopBits   set    1              ; 1 Stop Bit, 2 Stop Bits is not implemented

#define _PARITY_ENABLE FALSE        ; NO Parity
#define _ODD_PARITY    FALSE        ; EVEN Parity, if Parity enabled
#define _USE_RTSCTS   FALSE        ; NO Hardware Handshaking is Used

include      "rs232.h"
;

; *****
; **** Table Of ADCON0 Reg
; *****

ORG      _ResetVector
goto   Start
;

ORG      _IntVector
goto   Interrupt
;

; *****
; **** Inputs : WREG (valid values are 0 thru 3)
; **** Returns In WREG, ADCON0 Value, selecting the desired Channel
; ****

; Program Memory : 6 locations
; Cycles : 5
;

; *****
; **** GetADCon0:
; ****

GetADCon0:
    andlw 0x03                ; mask off all bits except 2 LSBS (for Channel # 0, 1, 2, 3)
    addwf _pcl
    retlw (0xc1 | (0 << 3)) ; channel 0
    retlw (0xc1 | (1 << 3)) ; channel 1
    retlw (0xc1 | (2 << 3)) ; channel 2
    GetADCon0_End:
    retlw (0xc1 | (3 << 3)) ; channel 3
```

Software Implementation of Asynchronous Serial I/O

3

```
if( (GetADCon0 & 0xff) >= (GetADCon0_End & 0xFF) )
    MSGC "Warning : Crossing Page Boundary in Computed Jump, Make Sure PCLATH is Loaded Correctly"
endif

;*****+
; <RA0:RA3>      Configure as Analog Inputs, VDD as Vref      Initialize A/D Converter
; A/D Clock Is Internal RC Clock
; Select Channel 0
;

; Program Memory : 6 locations
; Cycles : 7
;*****+
;*****+
;*****+
;*****+ Main Program Loop
InitToD:
bsf    _rpo
clrff _adcon1
bcf    _rpo
movlw  0xCL
movwf  _adcon0
return
;*****+
;*****+
;*****+
;*****+ After appropriate initialization, The main program wait for a command from RS-232
; The command is 0, 1, 2 or 3. This command/data represents the A/D Channel Number.
; After a command is received, the appropriate A/D Channel is selected and when conversion is
; completed the A/D Data is transmitted back to the Host. The controller now waits for a new
; command.
;*****+
Start:
call   InitSerialPort
;*****+
;*****+ WaitForNextSel:
if    _USE_RTSCTS
    bcf    _rpo
    bcf    RTS
endif
call   GetChar
bcf    _rcvOver
goto  $-1
;*****+
; A Byte is received. Select The Desired Channel & TMXT the desired A/D Channel Data
; bcf    _rpo
; make sure to select Page 0
;
```

Software Implementation of Asynchronous Serial I/O

```
movf RxReg,w           ; WREG = Commanded Channel # (0 thru 3)
call GetADCcon0        ; Get ADCON0 Reg Constant from Table Lookup
movwf _adccon0          ; Load ADCON0 reg, selecting the desired channel
nop
;
bsf    _go              ; start conversion
goto  _done             ; Loop Until A/D Conversion Done
;
movf _adres,w
movwf TxReg
if _USE_RTSCTS
bsf    _RTS
btfs  _CTIS
goto  $-1
endif
call PutChar
bsf    _TxmtProgress
goto  $-1
;
; goto WaitForNextSel   ; wait for next selection (command from Serial Port)
;
; *****RS-232 Routines*****
; *****RS-232 Routine
;
; Only RTCI Interrupt Is used. RTCI Interrupt is used as timing for Serial Port Receive & Transmit
; Since RS-232 is implemented only as a Half Duplex System, The RTCI is shared by both Receive &
; Transmit Modules.
;
; Reception :
; RTCI is setup for Internal Clock increments and interrupt is generated when
; RTCI overflows. Prescaler is assigned, depending on The INPUT CLOCK & the
; desired BAUD RATE.
;
; Transmission :
; When put in receive mode, RTCI is setup for external clock mode (FALLING EDGE)
; and preloaded with 0xFF. When a Falling Edge is detected on RTCI Pin, RTCI
; rolls over and an Interrupt is generated (thus Start Bit Detect). Once the start
; bit is detected, RTCI is changed to INTERNAL CLOCK mode and RTCI is preloaded
; with a certain value for regular timing interrupts to Poll RTCI Pin (i.e RX pin).
;
; *****Other Interrupts*****
;
; Interrupt:
bsf    rtif
retfie
; other interrupt, simply return & enable GIE
```

Software Implementation of Asynchronous Serial I/O

3

```
; Save Status On INT : WREG & STATUS Regs
;
;          SaveWReg           ; affects no STATUS bits : Only way OUT to save STATUS Reg ??????
;          _status,w
;          SaveStatus
;
;          btfsf   _txmtProgress      ; Txmt Next Bit
;          goto    _TxmtNextBit
;          btfsf   _rcvProgress       ; Receive Next Bit
;          goto    _RcvNextBit
;          goto    _SBitDetected
;
; RestoreIntStatus:
;          swapf  SaveStatus,w      ; restore STATUS Reg
;          movwf  _status            ; save WREG
;          swapf  SaveWReg,w        ; restore WREG
;          bcf    _rtif
;          retf
;
;*****
; Configure TX Pin as output, make sure TX Pin Comes up in high state on Reset
; Configure, RX_Pin (RTCC pin) as Input, which is used to poll data on reception
;
; Program Memory :         9 locations
; Cycles          :         10
;*****
InitSerialPort:
    clrf   SerialStatus
;
;          bcf    _rp0              ; select Page 0 for Port Access
;          bsf    TX                ; make sure TX Pin is high on powerup, use RB Port Pullup
;          bcf    _rp0              ; Select Page 1 for TrisB access
;          bsf    TX                ; set TX Pin As Output Pin, by modifying TRIS
;          if    _USE_RTSCTS
;          bcf    _RTS              ; RTS is output signal, controlled by PIC16Cxx
;          bsf    _CTS              ; CTS is Input signal, controlled by the host
;          endif
;          bsf    RX_Pin            ; set RX Pin As Input for reception
;
;*****
;
;          bcf    _rp0
;          bsf    TX
;          bcf    _rp0
;          bsf    TX
;          if    _USE_RTSCTS
;          bcf    _RTS
;          bsf    _CTS
;          endif
;          bsf    RX_Pin
;          return
;
;*****
```

Software Implementation of Asynchronous Serial I/O

```
include "txmtr.asm" ; The Transmit routines are in file "txmtr.asm"  
include "rcvr.asm" ; The Receiver Routines are in File "rcvr.asm"  
;*****  
END
```

Appendix C - RCVR.ASM

```
;*****  
; Getchar Function  
;  
; Receives a Byte Of Data  
;  
; When reception is complete, _rcvover Bit is cleared  
;  
; The received data is in RxReg  
;  
;  
; Program Memory : 15 locations (17 locations if PARITY is used)  
; Cycles : 16 (18 if PARITY is USED)  
;  
;*****  
  
GetChar:  
    bcf    _rp0          ; Enable Reception, this bit gets reset on Byte Rcv Complete  
    bsf    _rcvover      ;  
    LOAD_BITCOUNT  
    clrf   RxReg  
    bcf    _FrameErr  
    bcf    _ParityErr    ; Init Parity & Framing Errors  
    clrf   _rtcc  
    clrwdt  
    bsf    _rp0          ;  
    movlw 07h  
    movwf _option  
    bcf    _rp0          ; Inc On Ext Clk Falling Edge  
    clrf   _rtcc  
    bsf    _rp0          ; Set Option Reg Located In Page 1  
    movlw 0FFh  
    movwf _option  
    clrwdt  
    movlw _OPTION_SBIT  ; make sure to select Page 0  
    movwf _option  
    bcf    _rp0          ; A Start Bit will roll over RTCC & Gen INT  
    clrf   _rtcc  
    bsf    _rtie         ; Enable RTCC Interrupt  
    retfie  
    ;  
    ;*****  
    ; entered from Interrupt Service Routine when Start Bit Is detected.  
;  
;  
; Program Memory : 14 locations  
; Cycles : 12 (worst case)  
;  
;*****  
_SBitDetected:
```

Software Implementation of Asynchronous Serial I/O

```
bcf    _rp0          ; Make sure Start Bit Interrupt is not a Glitch
btfsC RX_Pin
goto  _FalseStartBit
; False Start Bit

bsf    _rcvProgress
clrf   _rtcc
clrwdt
bsf    _rp0
movlw 07h
movwf _option
bcf    _rp0
clrf   _rtcc
bsf    _rp0
movlw 0fh
movwf _option
clrwdt
movlw (_BIT1_INIT | SbitPrescale) ; Switch Back to INT Clock
movwf _option
bcf    _rp0
LOAD_RTC 1,(SBittccload), SbitPrescale
goto  RestoreIntStatus
;

_FalseStartBit:
movlw 0xFF
movwf _rtcc
goto  RestoreIntStatus
;
***** Internal Subroutine *****
; entered from Interrupt Service Routine when Start Bit Is detected.

; Program Memory : 28 locations ( 43 locations with PARITY enabled)
; Cycles : 24 Worst Case
;
;***** RcvNextBit:
clrwdt
bsf    _rp0
movlw 07h
movwf _option
bcf    _rp0
clrf   _rtcc
clrwdt
bsf    _rp0
movlw 07h
movwf _option
bcf    _rp0
clrf   _rtcc
bsf    _rp0
```

```

movlw 0Fh
movwf _option
clrwdt
movlw (_OPTION_INIT | RtcPrescale)           ; Switch Back to INT Clock
                                                ; Set Option Reg Located In Page 1
;
bcf    _rp0
movf  _porta,w
movwf RxTemp
LOAD_RTC 0,RtccPreload, RtcPrescale          ; read RX pin immediately into WREG
                                                ; Macro to reload RTCC
movf  _porta,w
xorwf RxTemp,w
andlw RX_MASK
btfsc _z
goto _PinSampled
_sampleAgain:
movf  _porta,w
movwf RxTemp
_pinsampled:
movf  BitCount,1
btfsc _z
goto _RcvP_Or_S
;
deofs BitCount
goto _NextRcvBit
;
_RcvP_Or_S:
if _PARITY_ENABLE
deofs ExtrabitCount
goto _RcvParity
endif
;
_RcvStopbit:
btfs RX
bsf _FrameErr
bcf _rtie
bcf _rcvProgress
bcf _rcvOver
if _PARITY_ENABLE
movf RxReg,w
call Genparity
movlw 0
btfsc _parityBit
movlw 0x10
xorwf SerialStatus
endif
if _DataBits == 7
rrf RxReg,1
;
; may be framing Error or Glitch
; disable further interrupts
; Byte Received, Can RCV/TXMT an other Byte
; Generate Parity, for Parity check
;
```

Software Implementation of Asynchronous Serial I/O

```
bcf RxReg, 7
endif
goto RestoreIntStatus
;
_NextRecvBit:
bcf _carry ; prepare bit for shift
bt.fsc RX
bsf _carry
rrf RxReg ; shift in received data
goto RestoreIntStatus
;
if _PARITY_ENABLE
_RcvParity:
bcf _ParityErr ; Temporarily store PARITY Bit in _ParityBrr
bt.fsc RX ; Sample again to avoid any glitches
bsf _ParityErr
goto RestoreIntStatus
endif
;
*****
```

Appendix D - TXMTR.ASM

```
;*****  
;  
; PutChar Function  
;  
; Function to transmit A Byte Of Data  
; Before calling this routine, load the Byte to be transmitted into TxReg  
; Make sure _txmtProgress & _rcvOver bits (in Status Reg) are cleared before  
; calling this routine  
;  
; Program Memory : 6 locations (10 locations if PARITY is Used)  
; Cycles : 8 (13 if PARITY is Used)  
;  
;*****  
PutChar:  
    bsf    _txmtEnable           ; enable transmission  
    bsf    _txmPProgress  
    LOAD BITCOUNT  
    decf  BitCount,1  
    if    _Dataubits == 7  
        bsf    TxReg,7  
    endif  
    ;  
    if    _PARITY_ENABLE  
        movf  TxReg,W  
        call  GenParity  
    endif  
    ;  
    call  _TxmtStartBit          ; Enable RTCC Overflow INT  
    bsf    _rtie  
    retfie  
    ;*****  
    ; Internal Subroutine  
    ; entered from Interrupt Service Routine when Start Bit Is detected.  
    ;  
    ; Program Memory : 30 locations ( 38 locations if PARITY is used)  
    ; Cycles : 15 Worst Case  
    ;*****  
;  
_TxmtNextBit:  
    bcf    _rp0  
    LOAD_RTCC 0,RtcgPreLoad, RtcgPrescale ; Macro to reload RTCC  
    ; done with data xmission?  
    movf  BitCount  
    btfsC _Z  
    goto  _ParityOrStop
```

Software Implementation of Asynchronous Serial I/O

```
        ;  
        decf BitCount  
        goto _NextTxmtBit  
;  
_ParityOrStop:  
    if _PARITY_ENABLE  
        btfsc ExtraBitCount,1  
        goto _SendParity  
    endif  
    btfsc _z  
    goto DoneTxmt  
    decf ExtraBitCount,1  
;  
_StopBit:  
    bsf TX  
    goto RestoreIntStatus  
    goto DoneTxmt  
;  
_NextTxmtBit:  
    bsf _carry  
    rrf TXREG  
    btfss _carry  
    bcf TX  
    btfsc _carry  
    bsf TX  
;  
    btfss _txmtEnable  
    bsf _rtie  
;  
    goto RestoreIntStatus  
;  
    if _PARITY_ENABLE  
_SendParity:  
    decf ExtraBitCount,1  
    btfss _parityBit  
    bcf TX  
    btfsc _parityBit  
    bcf TX  
    goto RestoreIntStatus  
    endif  
;  
DoneTxmt  
    bsf TX  
    bcf _rtie  
    bcf _txmtProgress  
    goto RestoreIntStatus  
;
```

```

; **** Internal Subroutine
; entered from Interrupt Service Routine when Start Bit Is detected.

; Program Memory : 9 locations
; Cycles : 10

; ****
; **** TxDmaStartBit:
        bcf    _rp0
        clrf   _rtcc
        clrwdt
        bsf    _rp0
        movlw 07h
        movwf _option
        bcf    _rp0
        clrf   _rtcc
        bsf    _rp0
        movlw 0fh
        movwf _option
        clrwdt
        movlw (_OPTION_INIT | RtcCpPrescale)           ; Set Option Reg Located In Page 1
        movwf _option                                     ; make sure to select Page 0
        bcf    _rp0
        bcf    TX                                         ; Send Start Bit
        movlw _RtcCpPreLoad                            ; Prepare for Timing Interrupt
        movwf _rtcc
        bcf    _rtif
        return

; **** Generate Parity for the Value in WREG
; The parity bit is set in _parityBit (SerialStatus,7)
; Common Routine For Both Transmission & Reception

; Program Memory : 16 locations
; Cycles : 72

; ****
; if _PARITY_ENABLE
        GenParity:
        movwf temp2
        movf  BitCount,w
        movwf temp1
        ParityLoop
        rrf   temp2

```

Software Implementation of Asynchronous Serial I/O

```
btfsz _carry  
goto NotOne  
xorlw 00h  
goto OneDone  
  
NotOne  
    xorlw 01h  
  
OneDone  
    decfsz temp1  
    goto ParityLoop  
    movwf temp1  
    ; Parity bit is in Bit 0 of temp1  
    ;  
    if _ODD_PARITY  
        bsf _parityBit  
        btsr temp1,0  
        bcf _parityBit  
    else  
        bcf _parityBit  
        btfs temp1,0  
        bsf _parityBit  
    endif  
  
return  
endif  
*****
```

Software Implementation of Asynchronous Serial I/O

Appendix E - RS232.LST

MPASM 01.00.02 Alpha \PICMASTER\CU 5-20-1994 9:13:56
PAGE 1
RS232 Communications : Half Duplex : PIC16C6X/7X/8X
Software Implementation : Interrupt Driven
LOC OBJECT CODE LINE SOURCE TEXT

PAGE 1

```
0001      TITLE          VRS232 Communications : Half Duplex : PIC16C6X/7X/8X"
0002      SUBTITLE       "Software Implementation : Interrupt Driven"
0003
0004 ; ****
0005 ;
0006 ;
0007 ;
0008 ; These routines are intended to be used with PIC16C6X/7X family. These routines can be
0009 ; used with processors in the 16C6X/7X family which do not have on board Hardware Async
0010 ; Serial Port.
0011 ; MX.
0012 ;
0013 ; Description : Half Duplex RS-232 Mode Is implemented in Software.
0014 ;
0015 ;
0016 ; Both Reception & Transmission are Interrupt driven
0017 ; Only 1 peripheral (RTCC) used for both transmission & reception
0018 ; RTCC is used for both timing generation (for bit transmission & bit polling)
0019 ; and Start Bit Detection in reception mode.
0020 ; This is explained in more detail in the Interrupt Subroutine.
0021 ; Programmable Baud Rate (speed depending on Input Clock Freq.), programmable
0022 ; #of bits, Parity enable/disable, odd/even parity is implemented.
0023 ; Parity & Framing errors are detected on Reception
0024 ;
0025 ;
0026 ;The RS-232 Parameters are defined as shown below:
0027 ;
0028 ; _ClkIn           : Input Clock Frequency of the processor
0029 ; (NOTE : RC C1ock Mode Is Not Suggested due to wide variations)
0030 ; _BaudRate        : Desired Baud Rate. Any valid value can be used.
0031 ; The highest Baud Rate achievable depends on Input Clock Freq.
0032 ; 300 to 4800 Baud was tested using 4 MHz Input Clock
0033 ; 300 to 19200 Baud was tested using 10 Mhz Input Clock
0034 ; Higher rates can be obtained using higher Input Clock Frequencies.
0035 ; Once the _BaudRate & _ClkIn are specified the program
0036 ; automatically selects all the appropriate timings
0037 ; Can specify 1 to 8 Bits.
0038 ; Limited to 1 Stop Bit. Must set it to 1.
0039 ; Parity Enable Flag. Set it to TRUE or FALSE. If PARITY
```

Software Implementation of Asynchronous Serial I/O

```
0040 ;  
0041 ;  
    _ODD_PARITY      :  
0042 ;  
    Set it to TRUE or FALSE. If TRUE, then ODD PARITY is used, else  
    EVEN Parity Scheme is used.  
    This Flag is ignored if _PARITY_ENABLE is set to FALSE.  
  
0043 ;  
0044 ;  
0045 ;  
0046 ;  
0047 ; Usage :  
0048 ;  
0049 ; An example is given in the main program on how to Receive & Transmit Data  
0050 ; In the example, the processor waits until a command is received. The command is interpreted  
as the A/D Channel Number of PIC16C71. Upon reception of a command, the desired A/D channel  
is selected and after A/D conversion, the 8 Bit A/D data is transmitted back to the Host.  
0051 ;  
0052 ;  
0053 ;  
0054 ;  
0055 ; "SerialStatus"      : RS-232 Status/Control Register  
0056 ;  
0057 ; Bit 0      : _txmtProgress      (1 if transmission in progress, 0 if transmission is complete)  
0058 ;  
0059 ; After a byte is transmitted by calling "PutChar" function, the  
user's code can poll this bit to check if transmission is complete.  
0060 ;  
0061 ; Bit 1      : _txmtEnable      This bit is reset after the STOP bit has been transmitted.  
0062 ;  
0063 ; Set this bit to 1 on initialization to enable transmission.  
0064 ;  
0065 ; Bit 2      : _rcvProgress      This bit can be used to Abort a transmission while the transmitter  
0066 ;  
0067 ; Bit 3      : _rcvOver       is in progress (i.e. when _txmtProgress = 1)  
0068 ;  
0069 ; Bit 4      : _ParityErr      Indicates that the receiver is in middle of reception. It is reset when  
0070 ;  
0071 ; Bit 5      : _FrameErr      a byte is received.  
0072 ;  
0073 ; Bit 6      : _unused_       This bit indicates the completion of Reception of a Byte. The user's  
0074 ;  
0075 ; Bit 7      : _ParityBit      code can poll this bit after calling "GetChar" function. Once "GetChar"  
0076 ;  
0077 ;  
0078 ; To Transmit A Byte Of Data :  
0079 ;  
0080 ; 1) Make sure _txmtProgress & _rcvOver bits are cleared  
0081 ;  
0082 ; 2) Load TxReg with data to be transmitted  
0083 ;  
0084 ; 3) CALL PutChar Function  
0085 ;  
0086 ;  
0087 ; To Receive A Byte Of Data :  
0088 ;  
0089 ; 1) Make sure _txmtProgress & _rcvOver bits are cleared  
0090 ;  
0091 ; 2) CALL Getchar Function  
0092 ;  
0093 ; 3) The received Byte is in TxReg after _rcvOver bit is cleared
```

Software Implementation of Asynchronous Serial I/O

3

```
0088 ;  
0089 ; Rev 2, May 17, 1994 Scott Fink  
0090 ; Corrected 7 bit and parity operation, corrected stop bit generation, corrected  
0091 ; Receive prescaler settings. Protected against inadvertant WDI reset.  
0092 ;*****  
0093 ;*****  
0094 Processor 16C71  
0095 Radix DEC  
0096 EXPAND  
0097  
0098 include "16CxXX.h"  
0179  
0180  
0181  
0098  
0099  
0100 ;*****  
0101 ;*****  
0102 ;*****  
0103 ;*****  
003D 0900  
04B0 _ClkIn equ 4000000 ; Input Clock Frequency is 4 Mhz  
0008 _BaudRate set 1200 ; Baud Rate (bits per second) is 1200  
0001 _DataBits set 8 ; 8 bit data, can be 1 to 8  
0107 _StopBits set 1 ; 1 Stop Bit, 2 Stop Bits is not implemented  
0108  
0109 #define PARITY_ENABLE FALSE ; NO Parity  
0110 #define ODD_PARITY FALSE ; EVEN Parity, if Parity enabled  
0111 #define USE_RTSCTS FALSE ; NO Hardware Handshaking is Used  
0112  
0113 include "rs232.h"  
0001  
0113  
0114 ;*****  
0115 ;*****  
0116 ;  
0117  
0118 ORG ResetVector  
0119 goto Start  
0120 ;  
0121  
0122 ORG _IntVector  
0123 goto Interrupt  
0124 ;*****  
0125 ;*****  
0000 2811  
0126 ;*****  
0127 ; Inputs : WREG (valid values are 0 thru 3)  
0128 ; Returns In WREG, ADCON0 Value, selecting the desired Channel  
0129 ;
```

Software Implementation of Asynchronous Serial I/O

```
0130 ; Program Memory : 6 locations
0131 ; Cycles      : 5
0132 ;
0133 ;*****  

0134
0135 GetADCOn0:
0136     andlw 0x03          ; mask off all bits except 2 LSBS (For Channel # 0, 1, 2, 3)
0137     addwf _pcl           ; channel 0
0138     retlw (0xc1 | (0 << 3)) ; channel 1
0139     retlw (0xc1 | (1 << 3)) ; channel 2
0140     retlw (0xc1 | (2 << 3)) ; channel 3
0141 GetADCOn0_End:
0142     retlw (0xc1 | (3 << 3)) ; channel 3
0143
0144     if ( GetADCOn0 & 0xFF ) >= ( GetADCOn0_End & 0xFF )
0145         MSG "Warning : Crossing Page Boundary in Computed Jump, Make Sure PCLATH is Loaded Correctly"
0146     endif
0147 ;
0148 ;*****
0149 ; Initialize A/D Converter
0150 ; <RA0/RA3> Configure as Analog Inputs, VDD as Vref
0151 ; A/D Clock Is Internal RC Clock
0152 ; Select Channel 0
0153 ;
0154 ; Program Memory : 6 locations
0155 ; Cycles      : 7
0156 ;
0157 ;*****
0158 InitADon:
0159     bsf    _rp0
0160     clrf   _adcon1
0161     bcf    _rp0
0162     movlw  0xc1
0163     movwf  _adcon0
0164     return
0165 ;
0166 ;*****
0167 ;
0168 ;
0169 ; After appropriate initialization, The main program wait for a command from RS-232
0170 ; The command is 0, 1, 2 or 3. This command/data represents the A/D Channel Number.
0171 ; After a command is received, the appropriate A/D Channel is selected and when conversion is
0172 ; completed the A/D Data is transmitted back to the Host. The controller now waits for a new
0173 ; command.
0174 ;*****
0175
0176 Start:    call InitSerialPort
0177
000B 1683
000C 0188
000D 1283
000E 30C1
000F 0088
0010 0008
0166 ;*****
0167 ;
0168 ;
0169 ; After appropriate initialization, The main program wait for a command from RS-232
0170 ; The command is 0, 1, 2 or 3. This command/data represents the A/D Channel Number.
0171 ; After a command is received, the appropriate A/D Channel is selected and when conversion is
0172 ; completed the A/D Data is transmitted back to the Host. The controller now waits for a new
0173 ; command.
0174 ;*****
0175
0176 Main Program Loop
0011 2033
```

Software Implementation of Asynchronous Serial I/O

```
0178 ;  
0179 WaitForNextSel:  
0180    if _USE_RTSCMS  
0181        bcf      _rp0  
0182        bcf      _RTS  
0183    endif  
0184        call     GetChar  
0185        btffsc  _rxOver  
0186        goto    $-1  
0187    ;  
0188    ; A Byte is received, Select The Desired Channel & TMXT the desired A/D Channel Data  
0189    ;  
0190        bcf      _rp0  
0191        movf    RxReg, w  
0192        call    GetADCon0  
0193        movwf   _adcon0  
0194        nop  
0195    ;  
0196        bsf      _go  
0197        btffsc  _done  
0198        goto    $-1  
0199    ;  
0200        movwf   _adres,w  
0201        movwf   TxReg  
0202    if _USE_RTSCMS  
0203        bsf      _RTS  
0204        btffsc  _CTS  
0205        goto    $-1  
0206    endif  
0207        call     PutChar  
0208        btffsc  _txmtProgress  
0209        goto    $-1  
0210    ;  
0211    ;  
0212    ;  
0213    goto    WaitForNextSel  
0214    ;  
0215    ;*****RS-232 Routines*****  
0216    ;  
0217    ;*****Interrupt Service Routine*****  
0218    ;  
0219    ;  
0220    ; Only RTCC Interrupt is used. RTCC Interrupt is used as timing for Serial Port Receive & Transmit  
0221    ; Since RS-232 is implemented only as a Half Duplex System, The RTCC is shared by both Receive &  
0222    ; Transmit Modules.  
0223    ; Transmission :  
0224    ; RTCC is setup for Internal Clock increments and interrupt is generated when
```

Software Implementation of Asynchronous Serial I/O

```
0225 ;  
0226 ;  
0227 ; Reception :  
0228 ; When put in receive mode, RTCC is setup for external clock mode (FALLING EDGE)  
0229 ; and preloaded with 0xFF. When a Falling Edge is detected on RTCC Pin, RTCC  
0230 ; rolls over and Interrupt is generated (thus Start Bit Detct). Once the start  
0231 ; bit is detected, RTCC is changed to INTERNAL CLOCK mode and RTCC is preloaded  
0232 ; with a certain value for regular timing interrupts to P0.1 RX pin.  
0233 ;  
0234 ;*****  
0235 ;  
0236 Interrupt:  
0237 btfs rtfif  
0238 retfie ; other interrupt, simply return & enable GIE  
0239 ; Save Status On INT : WREG & STATUS Regs  
0240 ;  
0241 ;  
0242 movwf SavewReg  
0243 swapf _status,w ; affects no STATUS bits : Only way OUT to save STATUS Reg ????  
0244 movwf SaveStatus  
0245 ;  
0246 btfsc _txmtProgress ; Txmt Next Bit  
0247 goto _TxmnNextBit  
0248 btfsc _rcvProgress ; RcvnNextBit  
0249 goto _RcvnNextBit ; Receive Next Bit  
0250 goto _SbitDetected ; Must be Start Bit  
0251 ;  
0252 RestoreIntStatus:  
0253 swapf SaveStatus,w ; restore STATUS Reg  
0254 movwf _status ; save WREG  
0255 swapf SavewReg,w ; restore WREG  
0256 bcf _rtif  
0257 retfie ;  
0258 ;  
0259 ;  
0260 ;*****  
0261 ;  
0262 ;  
0263 ;  
0264 ; Configure TX Pin as output, make sure TX Pin Comes up in high state on Reset  
0265 ; Configure, RX_Pin (RTCC pin) as Input, which is used to poll data on reception  
0266 ;  
0267 ; Program Memory : 9 locations  
0268 ; Cycles : 10  
0269 ;*****  
0270 InitSerialPort:
```

Software Implementation of Asynchronous Serial I/O

```
0033 018F          clrf   SerialStatus
0272 ;           ; select Page 0 for Port Access
0273 ;           ; make sure TX Pin is high on powerup, use RB Port Pullup
0034 1283          bcf    _TPO
0274          bsf    TX
0275          bcf    _TPO
0276          bsf    TX
0277          bcf    _USE_RTSCTS
0278          if     _USE_RTSCTS
0279          bcf    RTS
0280          bsf    _CTS
0281          endif
0282          bsf    RX_Pin
0283          return
0284          ; *****
0285          ; *****
0286          include "Txmtr.asm" ; The Transmit routines are in file "Txmtr.asm"
0287          ; *****
0001          ; *****
0002          ; PutChar Function
0003          ; Function to transmit A Byte Of Data
0004          ; Before calling this routine, load the Byte to be transmitted into TxReg
0005          ; Make sure _txmtProgress & _rxover bits (in Status Reg) are cleared before
0006          ; calling this routine
0007          ;
0008          ; 0009 ; Program Memory : 6 locations (10 locations if PARITY is Used)
0010          ; Cycles : 8 (13 if PARITY is Used)
0011          ;
0012          ; *****
0013          PutChar:
0014          bsf    _txmtEnable
0015          bsf    _txmtProgress
0016          LOAD_BITCOUNT
003C 3009          M      _DataBits+1
003D 0090          M      BitCount
003E 3001          M      movlw 1
003F 0091          M      movwf ExtraBitCount
0017          if     _PARITY_ENABLE
0018          bsf    ExtraBitCount
0019          endif
0020          ;
0021          ; 0017      deaf   BitCount,1
0018          if     _DataBits == 7
0019          bsf    TxReg,7
0020          endif
0021          ;
0022          if     _PARITY_ENABLE
0023          movf  TxReg,W
0024          call  GenParity
0039 0008          ; If Parity is used, then Generate Parity Bit
```

Software Implementation of Asynchronous Serial I/O

```
0025      endif
0026      ;
0027      call    _TxmtStartBit           ; Enable RTCC Overflow INT
0028      bsf    _rtie                ; return with _GIE Bit Set
0029      retfie
0030      ;
0031  ;***** Internal Subroutine
0032  ; entered from Interrupt Service Routine when Start Bit Is detected.
0033  ;
0034  ; Program Memory : 30 locations (38 locations if PARITY is used)
0035  ;
0036  ; Cycles : 15 Worst Case
0037  ;
0038  ;*****
0039
0040 _TxmtNextBit:
0041      bcf    _rp0                 ; Macro to reload RTC
0042      LOAD_RTC 0,RtcPreLoad, RtcPrescale
0043      M     if(UsePrescale == 0 && 0 == 0)      ; Macro to reload RTC
0044      M     movlw -RtcPreLoad + _Cycle_Offset1
0045      M     else
0046      M     movlw -RtcPreLoad + (_Cycle_Offset1 >> (RtcPrescale+1)) ; Re Load RTC init value + INT La
0047      M     endif
0048      M     movwf _rtcc
0049      M     ;
0050      M     decf BitCount
0051      M     goto _TxmtBit
0052      M     ;done with data xmission?
0053      M     if _PARITY_ENABLE
0054      M     btfsc ExtraBitCount,1
0055      M     goto _SendParity
0056      M     endif
0057      M     movf ExtraBitCount,1
0058      M     btfsc _Z
0059      M     goto DoneTxmt
0060      M     decf ExtraBitCount,1
0061      M     ;ready for parity bit?
0062      M     _StopBit:
0063      M     bsf    TX
0064      M     goto RestoreIntStatus
0065      M     DoneTxmt
0066      M     ;
0067
0068
0069
0070
0071
0072
0073
0074
0075
0076
0077
0078
0079
0080
0081
0082
0083
0084
0085
0086
0087
0088
0089
0090
0091
0092
0093
0094
0095
0096
0097
0098
0099
0100
0101
0102
0103
0104
0105
0106
0107
0108
0109
0110
0111
0112
0113
0114
0115
0116
0117
0118
0119
0120
0121
0122
0123
0124
0125
0126
0127
0128
0129
0130
0131
0132
0133
0134
0135
0136
0137
0138
0139
0140
0141
0142
0143
0144
0145
0146
0147
0148
0149
0150
0151
0152
0153
0154
0155
0156
0157
0158
0159
0160
0161
0162
0163
0164
0165
```

Software Implementation of Asynchronous Serial I/O

```
0053 1403      _NextTxntBit:
0054 0C8C      bsf    _carry
0055 1C03      rrf    TxReg
0056 1386      btfss _carry
0057 1803      bcf    TX
0058 1786      btfcsc _carry
0059 1C8F      bsf    TX
005A 168B      btffss _rtie
005B 282D      0077 ; goto RestoreIntStatus
005C 1786      0078 ; if _PARITY_ENABLE
005D 128B      0079 if _PARITY_DISABLE:
005E 100F      0080 _SendParity:
005F 282D      0081 decf  ExtraBitCount,1
0060 1283      0082 btfss _parityBit
0061 0181      0083 bcf   TX
0062 0064      0084 btfcsc _parityBit
0063 1683      0085 bcf   TX
0064 3007      0086 goto RestoreIntStatus
0065 0081      0087 endif
0066 1283      0088 DoneTxnt
0067 0181      0089 bsf    TX
0068 0064      0090 bcf    _rtie
0069 1683      0091 bcf    _txmtProgress
0070 0093      0092 goto RestoreIntStatus
0071 0109      0093 ; **** Internal Subroutine when Start Bit Is detected.
0072 0094      0094 ; ****
0073 0101      0095 ; ****
0074 0102      0096 ; ****
0075 0111      0097 ; entered from Interrupt Service Routine when Start Bit Is detected.
0076 0112      0098 ; ****
0077 0113      0099 Program Memory : 9 locations
0078 0114      0100 ; Cycles : 10
0079 0101      0101 ; ****
0080 0102      0102 ; ****
0081 0103      0103 _TxmtStartBit:
0082 0104      0104 bcf    _rp0
0083 0105      0105 clrf   _rtcc
0084 0106      0106 clrdwt _rp0
0085 0107      0107 bsf    07h
0086 0108      0108 movlw _option
0087 0109      0109 mowwf _rp0
0088 0110      0110 bcf    _rtcc
0089 0111      0111 clrf   _rp0
0090 0112      0112 bsf    0Fh
0091 0113      0113 movlw 300F
```

Software Implementation of Asynchronous Serial I/O

```
006A 0081      movwf   _option
006B 0064      clrwdt
006C 3001      movlw   (.OPTION_INIT | RtcPrescale)      ; Set Option Reg Located In Page 1
006D 0081      movwf   _option
0115      bcf    TX
0116      movlw   -rp0
0117      movwf   -rtcc
0118      bcf    TX
0119      movlw   -RtcPreLoad
0120      movwf   -rtcc
0121      bcf    TX
0122      _rtif
0123      return
0124
0125 ;*****
0126 ; Generate Parity for the Value in WREG
0127 ;
0128 ; The parity bit is set in -ParityBit (SerialStatus,7)
0129 ; Common Routine For Both Transmission & Reception
0130 ;
0131 ; Program Memory : 16 locations
0132 ; Cycles : 72
0133 ;
0134 ;*****
0135 if _PARITY_ENABLE
0136
0137 GenParity:
0138     movwf   temp2
0139     movf    BitCount,w
0140     movwf   templ
0141     ParityLoop:
0142         rrf    temp2
0143         btfs   -carry
0144         goto   NotOne
0145         xorlw  0Oh
0146         goto   OneDone
0147     NotOne:
0148         xorlw  0lh
0149     OneDone:
0150         decfsz temp1
0151         goto   ParityLoop
0152         movwf   temp1
0153     ; Parity bit is in Bit 0 of templ
0154 ;
0155     if _ODD_PARITY
0156         bsf    -parityBit
0157         btfsc temp1,0
0158         bcf    -parityBit
0159     else
0160         bcf    -parityBit
0161         btfsc temp1,0
```

Software Implementation of Asynchronous Serial I/O

```
0162    bsf      _parityBit
0163    endif
0164
0165    return
0166    endif
0167 ;*****
0287    include "rcvr.asm" ; The Receiver Routines are in File "rcvr.asm"
0001 ;*****
0002 ; GetChar Function
0003 ; Receives a Byte of Data
0004 ; When reception is complete, _rcvOver Bit is cleared
0005 ; The received data is in RReg
0006 ;
0007 ; Program Memory : 15 locations (17 locations if PARITY is used)
0008 ; Cycles : 16 (18 if PARITY is USED)
0009 ;
0010 ;*****
0011 Getchar:
0012    bcf      _rp0
0013    bcf      _rcvOver
0014    LOAD_BITCOUNT ; Enable Reception, this bit gets reset on Byte Rcv Complete
0015    movlw   _DataBits+1
0016    movwf   BitCount
0017    bcf      _ParityErr
0018    clrf    RxReg
0019    clrf    _FrameErr
0020    bcf      _ParityErr
0021    movlw   07h
0022    movwf   ExtraBitCount
0023    bcf      _PARITY_ENABLE
0024    clrf    _rtcc
0025    bcf      _rp0
0026    movlw   0Fh
0027    movwf   _option
0028    clrwdt
0029    movlw   _OPTION_SBIT
0030    movwf   _option
0031    bcf      _rp0
0032    movlw   0xFF
0074 128D
0075 158F
0076 3009
0077 0090
0078 3001
0079 0091
007A 018D
007B 128F
007C 120F
007D 0181
007E 0064
007F 1683
0080 3007
0081 0081
0082 1283
0083 0181
0084 1683
0085 300F
0086 0081
0087 0064
0088 3038
0089 0081
008A 1283
008B 30FF
```

Software Implementation of Asynchronous Serial I/O

```
008C 0081      movwf    _rtcc          ; A Start Bit will roll over RTC & Gen INT
008D 110B      bcf      _rtif          ; Enable RTC Interrupt
008E 168B      bsf      _rtie          ; Enable Global Interrupt
008F 0009      retfie
0037 ; *****
0038 ; *****
0039 ; *****
0040 ; entered from Interrupt Service Routine when Start Bit Is detected.
0041 ;
0042 ; Program Memory : 14 locations
0043 ; Cycles : 12 (worst case)
0044 ;
0045 ; *****
0046 _SBitDetected:      -rp0
0047      bcf      RX_Pin          ; Make sure Start Bit Interrupt is not a Glitch
0048      btfsr   _FalseStartBit     ; False Start Bit
0049      goto    _FalseStartBit
0050      bsf      _rcvProgress
0051      clrf    _rtcc
0052      clrwdt
0053      bsf      _rp0
0054      movlw   07h
0055      movwf   _option
0056      bcf      _rp0
0057      clrf    _rtcc
0058      bcf      _rp0
0059      movlw   0Fh
0060      movwf   _option
0061      clrwdt
0062      movlw   (_BIT1_INIT | SBitPrescale) ; Switch Back to INT Clock
0063      movwf   _option           ; Set Option Reg Located In Page 1
0064      bcf      _rp0
0065      LOAD_RTC 1,(SBIT_RTCLOAD),SBitPrescale ; make sure to select Page 0
0066      M      if(UsePRescale == 0 && 1 == 0)
0067      M      movlw   -(SBIT_RTCLOAD) + _Cycle_Offset1
0068      M      else
0069      M      movlw   -(SBIT_RTCLOAD) + (_Cycle_Offset1 >> (SBitPrescale+1)) ; Re Load RTC init value + INT La
0070      M      endif
0071      M      movwf   _rtcc           ; Note that Prescaler is cleared when RTC is written
0072      M      goto    RestoreIntStatus
0073 ; *****
0074 ; Internal Subroutine
```

Software Implementation of Asynchronous Serial I/O

```
0075 ; entered from Interrupt Service Routine when Start Bit Is detected.  
0076 ;  
0077 ; Program Memory : 28 locations ( 43 locations with PARITY enabled)  
0078 ; Cycles : 24 Worst Case  
0079 ;  
0080 ;*****  
0081 _RcvNextBit:  
0082     clrwdt  
          bsf    -rp0  
          movlw  07h  
          movwf  _option  
          bcf    -rp0  
          clrf   -rtcc  
          clrwdt  
          bsf    -rp0  
          movlw  07h  
          movwf  _option  
          bcf    -rp0  
          clrf   -rtcc  
          bsf    -rp0  
          movlw  0fh  
          movwf  _option  
          clrwdt  
          movlw  (_OPTION_INIT | RtcCPrescale) ; Switch Back to INT Clock  
          _option  
          movwf  -option ; Set Option Reg Located In Page 1  
0100 ;  
0101     bcf    -rp0  
          movf   -porta,w  
          movwf  RxTemp  
          LOAD_RTC 0,RtcCPreLoad, RtcCPrescale ; Macro to reload RTCC  
          M if userprescale == 0 && 0 == 0 )  
          M movlw  -RtcCPreLoad + _Cycle_Offset1 ; read RX pin immediately into WREG  
          M else  
          M     movlw  -RtcCPreLoad + (_Cycle_Offset1 > (RtcCPrescale+1)) ; Re Load RTCC init value + INT La  
          M     endif  
          M     movwf  -rtcc ; Note that Prescaler is cleared when RTCC is written  
          M     movf   -porta,w  
          M     xorwf RxTemp,w  
          M     andlw RX_MASK ; mask for only RX PIN (RA4)  
          M     btfsc _Z  
          M     goto  -PinSampled ; both samples are same state  
          M     _SampleAgain:  
          M     movf   -porta,w  
          M     movwf RxTemp ; 2 out of 3 majority sampling done  
          M     movf   BitCount,1  
          M     _Z  
00C3 28C6 00E8 0081  
00BF 0805 00C0 060E  
00C1 3910 00C2 1903  
00C3 28C6 00C4 0805  
00C5 008E 00C6 0890  
00C7 1903
```

Software Implementation of Asynchronous Serial I/O

```
00C8 28CB      0116    goto    _RcvP_Or_S
00C9 0B90      0117    ;
00CA 28D1      0118    decfsz BitCount
0119    goto    _NextRcvBit
0120    ;
0121    _RcvP_Or_S:
0122    if    _PARITY_ENABLE
0123    decfsz ExtraBitCount
0124    goto    _RcvParity
0125    endif
0126    ;
0127    _RcvStopBit:
0128    btffs RX
0129    bsf   _FrameErr
0130    bcf   _rtie
0131    bcf   _rcvProgress
0132    bcf   _rcvOver
0133    if    _PARITY_ENABLE
0134    movf RxReg,W
0135    call  GenParity
0136    movlw 0
0137    btfsc _parityBit
0138    movlw 0x10
0139    xorwf SerialStatus
0140    endif
0141    if    DataBits == 7
0142    rrf   RxReg,1
0143    bcf   RxReg,7
0144    endif
0145    goto    RestoreIntStatus
0146    ;
0147    _NextRcvBit:
0148    bcf   _carry
0149    btffsc RX
0150    bsf   _carry
0151    rrf   RxReg
0152    goto    RestoreIntStatus
0153    ;
0154    if    _PARITY_ENABLE
0155    _RcvParity:
0156    bcf   _ParityErr
0157    btffsc RX
0158    bsf   _ParityErr
0159    goto    RestoreIntStatus
0160    endif
0161    ;
0162    ****
0288
```

```
0289 ; *****
0290 ; *****
0291 ; *****
0292 ; *****
0293 ; *****
0294 ; *****
0295 ; *****
0296 ; *****

MEMORY USAGE MAP ('X' = Used, '-' = Unused)

0000 : X-XXXXXXXXXXXXX XXXXXXXXXXXXXXXX XXXXXXXXXXXXXXXX XXXXXXXXXXXXXXXX
0040 : XXXXXXXXXXXXXXXX XXXXXXXXXXXXXXXX XXXXXXXXXXXXXXXX XXXXXXXXXXXXXXXX
0080 : XXXXXXXXXXXXXXXX XXXXXXXXXXXXXXXX XXXXXXXXXXXXXXXX XXXXXXXXXXXXXXXX
00C0 : XXXXXXXXXXXXXXXX XXXXXXXXXXXXXXXX XXXXXXXXXXXXXXXX XXXXXXXXXXXXXXXX

All other memory blocks unused.

Errors   : 0
Warnings : 0
```

Software Implementation of Asynchronous Serial I/O

NOTES:

WORLDWIDE SALES & SERVICE

AMERICAS**Corporate Office**

Microchip Technology Inc.
2355 West Chandler Blvd.
Chandler, AZ 85224-6199
Tel: 602 786-7200 Fax: 602 786-7277
Technical Support: 602 786-7627
Web: <http://www.mchip.com/microhip>

Atlanta

Microchip Technology Inc.
500 Sugar Mill Road, Suite 200B
Atlanta, GA 30350
Tel: 770 640-0034 Fax: 770 640-0307

Boston

Microchip Technology Inc.
5 Mount Royal Avenue
Marlborough, MA 01752
Tel: 508 480-9990 Fax: 508 480-8575

Chicago

Microchip Technology Inc.
333 Pierce Road, Suite 180
Itasca, IL 60143
Tel: 708 285-0071 Fax: 708 285-0075

Dallas

Microchip Technology Inc.
14651 Dallas Parkway, Suite 816
Dallas, TX 75240-8809
Tel: 214 991-7177 Fax: 214 991-8588

Dayton

Microchip Technology Inc.
35 Rockridge Road
Englewood, OH 45322
Tel: 513 832-2543 Fax: 513 832-2841

Los Angeles

Microchip Technology Inc.
18201 Von Karman, Suite 455
Irvine, CA 92715
Tel: 714 263-1888 Fax: 714 263-1338

New York

Microchip Technology Inc.
150 Motor Parkway, Suite 416
Hauppauge, NY 11788
Tel: 516 273-5305 Fax: 516 273-5335

AMERICAS (continued)**San Jose**

Microchip Technology Inc.
2107 North First Street, Suite 590
San Jose, CA 95131
Tel: 408 436-7950 Fax: 408 436-7955

ASIA/PACIFIC**Hong Kong**

Microchip Technology
Unit No. 3002-3004, Tower 1
Metroplaza
223 Hing Fong Road
Kwai Fong, N.T. Hong Kong
Tel: 852 2 401 1200 Fax: 852 2 401 3431

Korea

Microchip Technology
168-1, Youngbo Bldg. 3 Floor
Samsung-Dong, Kangnam-Ku,
Seoul, Korea
Tel: 82 2 554 7200 Fax: 82 2 558 5934

Singapore

Microchip Technology
200 Middle Road
#10-03 Prime Centre
Singapore 188980
Tel: 65 334 8870 Fax: 65 334 8850

Taiwan

Microchip Technology
10F-1C 207
Tung Hua North Road
Taipei, Taiwan, ROC
Tel: 886 2 717 7175 Fax: 886 2 545 0139

EUROPE**United Kingdom**

Arizona Microchip Technology Ltd.
Unit 6, The Courtyard
Meadow Bank, Furlong Road
Bourne End, Buckinghamshire SL8 5AJ
Tel: 44 0 1628 851077 Fax: 44 0 1628 850259

France

Arizona Microchip Technology SARL
2 Rue du Buisson aux Fraises
91300 Massy - France
Tel: 33 1 69 53 63 20 Fax: 33 1 69 30 90 79

Germany

Arizona Microchip Technology GmbH
Gustav-Heinemann-Ring 125
D-81739 Muenchen, Germany
Tel: 49 89 627 144 0 Fax: 49 89 627 144 44

Italy

Arizona Microchip Technology SRL
Centro Direzionale Colleoni
Palazzo Pegaso Ingresso No. 2
Via Paracelso 23, 20041
Agrate Brianza (MI) Italy
Tel: 39 039 689 9939 Fax: 39 039 689 9883

JAPAN

Microchip Technology Intl. Inc.
Benex S-1 6F
3-18-20, Shin Yokohama
Kohoku-Ku, Yokohama
Kanagawa 222 Japan
Tel: 81 45 471 6166 Fax: 81 45 471 6122

9/22/95