



MICROCHIP

AN594

3

## Using the CCP Modules

This application note discusses the operation of a Capture Compare and PWM (CCP) module, and the interaction of multiple CCP modules with the timer resources.

The Capture Compare and PWM (CCP) module is software programmable to operate in one of three modes:

1. A Capture input
2. A Compare output
3. A Pulse Width Modulation (PWM) output

For the CCP module to function, Timer resources must be used in conjunction with the CCP module. The desired CCP mode of operation determines which timer resources are required. Table 1 shows the CCP mode with the corresponding timer resource required. Both the Capture and Compare modes require that Timer 1 be operating in timer mode or synchronized counter mode.

**Note:** Capture and Compare modes may not operate if Timer1 is operated in asynchronous counter mode.

TABLE 1: CCP MODE - TIMER RESOURCE

CCP Mode	Timer Resource
Capture	Timer 1
Compare	Timer 1
PWM	Timer 2

## CCP OPERATION

The following three sections discuss the operation of the CCP module in each of its modes of operation. There is a simple example program for each mode of operation. The software example for the capture mode, also uses a second CCP module in compare mode to generate the signal to capture.

### PWM Mode

A Pulse Width Modulation output (shown in Figure 1) is a signal that has a timebase (period) and a time that the output stays high (duty cycle). The period is the duration after which the PWM rising edge repeats itself. The resolution of the PWM output is the granularity with which the duty cycle can be varied. The frequency of a PWM is simply the inverse of the period ( $1 / \text{period}$ ).

FIGURE 2: PWM MODE BLOCK DIAGRAM





FIGURE 1: PWM OUTPUT



# Using the CCP Modules

Each CCP module can support one Pulse Width Modulation (PWM) output signal, with minimal software overhead. This PWM signal can attain a resolution of up to 10-bits, from the 8-bit Timer 2 module. This gives 1024 steps of variance from an 8-bit overflow counter. This gives a maximum accuracy of  $T_{osc}$  (50 ns, when the device is operated at 20 MHz). Figure 2 shows a block diagram of the CCP module in PWM mode. When the Timer 2 overflows (timer = Period Register), the value in the duty cycle registers (CCPRxL:CCPRxCON<5:4>) is latched into the 10-bit slave latch. A new duty cycle value can be loaded into the duty cycle register(s) at any time, but is only latched into the slave latch when Timer 2 = Timer 2 Period Register (PR2).

The period of Timer 2 (and PWM) is determined by the frequency of the device, the Timer 2 prescaler value (1, 4 or 16), and the Timer 2 Period Register. Equation 1 shows the calculation of the PWM period, duty cycle, and the minimum and maximum frequencies.

## EQUATION 1: PWM PERIOD, DUTY CYCLE, AND FREQUENCIES

$$\text{PWM Period} = [(PR2 + 1) \cdot 4 T_{osc}] \cdot (\text{Timer 2 prescale value})$$

$$\text{PWM Duty Cycle} = [CCPRxL:CCPRxCON<5:4>] \cdot 4 T_{osc} \cdot (\text{Timer 2 prescale value})$$

PWM maximum frequency

$$\begin{aligned} \text{(High Resolution mode)} &= 4 / (PR2 \cdot T_{cy}) \\ \text{(Low Resolution mode)} &= 1 / (PR2 \cdot T_{cy}) \end{aligned}$$

PWM minimum frequency

$$\begin{aligned} \text{(High Resolution mode)} &= 4 / (PR2 \cdot 16 \cdot T_{cy}) \\ \text{(Low Resolution mode)} &= 1 / (PR2 \cdot 16 \cdot T_{cy}) \end{aligned}$$

Table 2 shows the minimum and maximum PWM frequency for different device frequencies. The Timer2 prescaler will be selected to give either the minimum or maximum frequencies as shown.

Appendix A is a program which generates up to a 10-bit PWM output. The PWM period and duty cycle are updated after the overflow of Timer1. Upon the overflow of Timer1, ports A, B and D are read. The 10-bit duty cycle is specified by the value on PORTB:PORTA<1:0>, while the period is specified by the value on PORTD. By setting the conditional assemble flag PICMaster to TRUE, these values are read from internal registers which are dummy registers for the ports (DUMMY\_Px). This allows the software to be verified without the use of hardware and external stimulus.

Since the PWM duty cycle is double buffered, the duty cycle registers are only loaded when there is sufficient time to complete the update the 10-bit value before the Timer2 = PR2 match occurs. After the duty cycle has been updated and the Timer2 = PR2 match has occurred, the period (stored in the PR2 register) is updated. The operation of the CCP module in PWM mode is similar to the PIC17C42's PWM. Additional concepts of PWM operation can be found in Application Notes AN564 and AN539.

TABLE 2: PWM FREQUENCY FOR DIFFERENT DEVICE FREQUENCIES

PWM Resolution	20 MHz		10 MHz		2 MHz		Units
	Min	Max	Min	Max	Min	Max	
10-bit	1.22	19.53	0.613	9.77	0.123	1.96	KHz
9-Bit	1.22	39.06	0.613	9.77	0.123	3.92	KHz
10-bit	1.22	19.53	0.613	9.77	0.123	1.96	KHz
9-Bit	1.22	39.06	0.613	9.77	0.123	3.92	KHz
10-bit	1.22	19.53	0.613	9.77	0.123	1.96	KHz
9-Bit	1.22	39.06	0.613	9.77	0.123	3.92	KHz
10-bit	1.22	19.53	0.613	9.77	0.123	1.96	KHz
9-Bit	1.22	39.06	0.613	9.77	0.123	3.92	KHz


## Compare Mode

In compare mode, the 16-bit value of Timer1 is compared to the CCPRxH:CCPRxL registers. When these registers match, the S/W configured event occurs on the CCPx pin. The events that can be S/W selected are:

- Clear CCPx pin on match
- Set CCPx pin on match
- Generate S/W interrupt (CCPx pin unchanged)
- Trigger special event (CCPx pin unchanged)
  - CCP1 clears Timer1
  - CCP2 clears Timer1 and sets the A/D's GO bit

The CCPxM<3:0> control bits, in register CCPxCON, configures the operation of the CCP module. The compare function must have the data direction of the CCPx pin configured as an output, if the compare event is to control the state of the CCPx pin.


**FIGURE 3: COMPARE MODE BLOCK DIAGRAM**



When the CCP module is in the OFF state (CCPxM<3:0> = 0h), the CCPx output latch is forced to a low level, though the level on the CCPx pin will be determined by the value in the data latch of the port. Figure 3 shows the block diagram of the CCP module in Compare mode.

Appendix B is a program which uses the CCP module to transmit a pulse train dependent on the data byte. Timer1 is used as a free running timer, with each "new" compare value being an offset added to the present CCP compare latch value. The data is transmitted every 600  $\mu$ s. Each data bit has a sync pulse (High level) of 8.8  $\mu$ s. Then the data is transmitted as a low pulse. The time duration of the low pulse determines the value of the data bit. A '0' bit is low for 18.8  $\mu$ s while a '1' bit is low for 37.6  $\mu$ s. After the last data bit has been transmitted, another sync pulse is transmitted and the output remains low (idle time) until the 600  $\mu$ s data period has completed. An example of the pulse train for the a data byte of CAh is shown in Figure 4, and has an idle time of 224  $\mu$ s. These pulse times are based off the device operational frequency. The program header file, COMP.H, calculates the values to loaded into the compare registers from the specified Device\_freq. The data to be transmitted is read from PORTB, during the idle time. By setting the conditional assemble flag `PICMaster` to TRUE, these values are read from internal registers which are dummy registers for the ports (DUMMY\_Px). This allows the software to be verified without the use of hardware and external stimulus.

**FIGURE 4: TRANSMIT PULSE TRAIN (DATA = 0X0CA)**



# Using the CCP Modules


## Capture Mode

In capture mode, the 16-bit value of Timer1 is latched into the CCPRxH:CCPRxL registers, when the S/W configured event occurs on the CCPx pin. The events that can cause a capture are:

- Every falling edge
- Every rising edge
- Every 4th rising edge
- Every 16th rising edge

The CCPxM<3:0> control bits, in register CCPCON, configures the operation of the CCP module. The capture function works regardless of the data direction of the CCPx pin (input or output). With the CCPx pin is configured as an output, a write to the CCPx pin (in PORTC) will cause a capture when the capture requirement is met.

**FIGURE 5: CAPTURE MODE BLOCK DIAGRAM**




The changing of the capture mode, via the CCPxM<3:0> bits, may cause the CCPxIF bit to be set. This "false" interrupt should be cleared (ignored) after changing between capture modes. The CCP prescaler is only cleared by configuring the CCP module into the OFF state (CCPxM<3:0> = 0h). Figure 5 shows the block diagram of the CCP module in Capture mode. The utilization of the CCP module in capture mode is similar to the PIC17C42's capture. Additional concepts of capture operation can be found in Application Note AN545.

Appendix C is a program which implements a 16-bit capture from a free running timer (TMR1). The capture event is configured as each rising edge. The 16-bit capture value is the "new" 16-bit capture value minus the "old" 16-bit capture value. If the time between captures is greater than  $2^{16}$  Timer1 increments, an invalid result will occur. This invalid result is not indicated by the software. After the capture period result is calculated, the "new" capture value is loaded into the "old" register.

The waveform that is captured is generated from a second CCP module in compare mode. The value is loaded in to the CCPR2H:CCPR2L is read from the PORTB and PORTD registers. By setting the conditional assemble flag PICMaster to TRUE, these values are read from internal registers which are dummy registers for the ports (DUMMY\_Px). This allows the software to be verified without the use of hardware and external stimulus. Figure 6 shows an input into the CCPx pin, and the capture measurement points.

**FIGURE 6: EXAMPLE CAPTURE WAVE FORM**



## INTERACTION OF CCP MODULES

Due to the modularity of the PIC16CXX peripherals, future devices with two or more CCP modules on a device are possible. Each CCP module operates independently from the others, though their interaction with the timer resources must be taken into account.

When two or more CCP modules exist on a device, there can be an interaction between the CCP modules. This interaction is shown in Table 3. These interactions do NOT include any interaction (S/W) caused by the main program nor the interrupt service routines of the CCP sources.

### Interaction of Two Capture Modes

When two CCP modules are in a Capture mode, Timer1 is the timebase for both captures. This means that they will have the same capture resolution, as determined by the TMR1 prescaler and frequency of the timer/counter clock. This clock can come from an external source (on the RC0/T1OSO/T1CKI pin), but must be synchronized to the device.

### Interaction of One Capture Mode and One Compare Mode

When one CCP module is in a Capture mode and a second CCP module is in Compare mode, Timer1 is the timebase for both the captures and the compare. This means that the capture and the compare will have the same resolution, as determined by the TMR1 prescaler and frequency of the timer/counter clock. This clock can come from an external source (on the RC0/T1OSO/T1CKI pin), but must be synchronized to the processor clock. Also, care must be taken in that the compare can be configured to clear TMR1 (when in special Trigger mode). Care must be taken in system design to ensure that this clearing of the TMR1 does not have any negative impact on the capture function.

### Interaction of Two Compare Modes

When two CCP modules are in a Compare mode, Timer1 is the timebase for both compares. This means that they will have the same compare resolution, as determined by the TMR1 prescaler and frequency of the timer/counter clock. This clock can come from an external source (on the RC0/T1OSO/T1CKI pin), but must be synchronized to the processor clock. Since the compare modules can be configured to clear TMR1 (when in special Trigger mode), care must be taken in system design to ensure that this clearing of the TMR1 does not have any negative impact on the compare function. If both compares are configured with a special trigger, which clears the TMR1, then the compare register that is closest to (but greater than) the TMR1 value is the compare value that will reset TMR1. Example 1 shows a possible case.

TABLE 3: INTERACTION OF TWO CCP MODULES

CCPx Mode	CCPy Mode	Interaction
Capture	Capture	Same TMR1 timebase.
Capture	Compare	The compare could be configured for trigger special event, which clears TMR1.
Compare	Compare	The compare(s) could be configured for trigger special event, which clears TMR1.
PWM	PWM	The PWMs will have the same frequency, and update rate (TMR2 interrupt).
PWM	Capture	None
PWM	Compare	None

# Using the CCP Modules

---

## EXAMPLE 1:

<u>ACTION</u>	<u>TIMER 1 STATE</u>	<u>COMMENT</u>
CCPR1H:CCPR1L = 0x0465	0x????	
CCP1CON = 0x?B	0x????	CCP1 in Compare - Special
:		Trigger Mode
:	0x0232	
:		
CCPR2H:CCPR2L = 0x0165	0x0333	
CCP2CON = 0x?B	0x0334	CCP2 in Compare - Special
:		Trigger Mode
	0x0465	CCP1 resets TMR1 and CCP1 -
	0x0000	Special Trigger function occurs
:		
	0x0165	CCP2 resets TMR1 and CCP2 -
	0x0000	Special Trigger function occurs
:		
	0x0165	CCP2 resets TMR1 and CCP2 -
	0x0000	Special Trigger function occurs
:		

## Interaction of Two PWM Modes

When two CCP modules are in a PWM mode, Timer2 is the timebase for both PWM outputs. This means that they will have the same PWM frequency and update rates, as determined by the TMR2 prescaler and frequency of the device. The resolution of the two PWMs may be different, since each CCP module has its own CCPxX:CCPxY bits for high resolution mode. These bits are found in the CCPxCON<5:4> register.

## CONCLUSION

The Capture / Compare / PWM modules offer enormous flexibility in the use of the device timer resources. As with all resources, care must be taken to ensure that no adverse system complications can occur with the interaction between multiple CCP modules. The programs for simple operation of the various CCP modes should be a good foundation for modifications to suite your particular needs.

*Written by: Mark Palmer - Sr. Application Engineer  
Logic Products Division*

## APPENDIX A: PWM\_1.LST

MPASM 01.01 Released PWM\_1.ASM 7-13-1994 14:26:3

LOC	OBJECT CODE	LINE	SOURCE TEXT
0001		LIST	P = 16C74, F = INHX8M, n = 66
0002	i		*****
0003	;		*****
0004	;		*****
0005	;		This program outputs a PWM signal on the CCP1 pin. The duty cycle and period
0006	;		of the PWM is read every time TMR1 overflows.
0007	;		PERIOD = PORTB
0008	;		DUTY CYCLE = PORTD and PORTE<1:0>
0009	;		*****
0010	;		The prescaler of TMR2 is selected by the state of PORTA<1:0> after reset
0011	;		RA1:RA0 prescaler multiplies Tcyc by
0012	;	0 0	1
0013	;	0 1	4
0014	;	1 x	16
0015	;		*****
0016	;		*****
0017	;	Program = PWM_1.ASM	
0018	;	Revision Date:	7-13-94
0019	;		*****
0020	;		*****
0021	;		*****
0022	;		*****
0023	;	HARDWARE SETUP	
0024	;	PORTA<1:0>	- Prescaler to TMR2, read only after reset
0025	;	PORTB	- Period of PWM
0026	;	PORTD	- Duty Cycle high of PWM (8-bits)
0027	;	PORTE<1:0>	- Duty Cycle low of PWM (2-bits)
0028	;		*****
0029	;		*****
0030	;	INCLUDE <C74_reg.h>	
0247			
0030			
0031		INCLUDE <PWM.h>	
0047			
0031			
0032	i		;
0033	;	PCMMaster EQU TRUE	; A Debugging Flag
0034	;	Debug EQU TRUE	; A Debugging Flag
0035	;	Debug_PU EQU TRUE	; A Debugging Flag
0036	;		
0037	;		
0038	;	Reset address. Determine type of RESET	

# Using the CCP Modules

---

```
0039 ;  
0040     org      RESET_V           ; RESET vector location  
0041 RESET    BSF     STATUS, RP0      ; Bank 1  
0042          BTFSC   PCON, POR      ; Power-up reset?  
0043          GOTO    START          ; YES  
0044          GOTO    OTHER_RESET    ; NO, a WDT or MCLR reset  
0045 ;  
0046 ; This is the Peripheral Interrupt routine. Need to determine the type  
0047 ; of interrupt that occurred. The following interrupts are enabled:  
0048 ; 1. CCP Capture Occurred  
0049 ;  
0050     org      ISR_V            ; Interrupt vector location  
0051          BCF     STATUS, RP0      ; Bank 0  
0052 PER_INT_V          ; TMR1 Overflow Interrupt occurred?  
0053          BCF     PIR1, TMRIIF  
0054          BTFSC   T1OVFL          ; YES, Service the TMRI1 Interrupt  
0055          GOTO    ERROR1         ; NO, Error Condition - Unknown Interrupt  
0056 ERROR1    BSF     PORTA, 2        ; Toggle a PORT pin  
0057          BSF     PORTA, 2        ; Toggle a PORT pin  
0058          BCF     PORTA, 2        ; Toggle a PORT pin  
0059          GOTO    ERROR1         ; NO, Error Condition - Unknown Interrupt  
0060 ;  
0061 ERROR2    BSF     PORTA, 3        ; Toggle a PORT pin  
0062          BCF     PORTA, 3        ; Toggle a PORT pin  
0063          GOTO    ERROR2         ; NO, Error Condition - Unknown Interrupt  
0064          GOTO    ERROR2         ; Toggle a PORT pin  
0065 ;  
0066 T1OVFL    BCF     PIR1, TMRIIF  
0067          if (PCMMaster )      ; Clear T1 Overflow Interrupt Flag  
0068          MOVWF  DUMMY_PD, W  
0069          else  
0070          MOVWF  PORTD, W  
0071          endif  
0072          MOVWF  DC_HI  
0073          if (PCMMaster )  
0074          MOVWF  DUMMY_PE, W  
0075          else  
0076          MOVWF  PORTE, W  
0077          endif  
0078          MOVWF  DC_LO  
0079          if (PCMMaster )  
0080          MOVWF  DUMMY_PB, W  
0081          else  
0082          MOVWF  PORTB, W  
0083          endif  
0084          BSF     STATUS, RP0      ; Bank 1  
0085          MOVWF  T2_PERIOD  
0086          BCF     STATUS, RP0      ; Bank 0  
0087
```

# Using the CCP Modules

```
0088 ;  
0089 WAIT_DC  
0016 0811 MOVF TMR2, W ; Read present TMR2 register value  
0017 0212 SUBWF PR2, W ; How close is the timer to rolling over  
0018 390F ANDLW 0x0F ; Does this make it zero?  
0019 1903 STATUS, Z ; If Z is set, near rollover  
001A 2816 GOTO WAIT_DC ; loop until rolled over  
001B 0855 MOVF DC_HI, W ; else load the duty cycle values  
001C 0095 MOVF CCPRL ; Load DC high  
001D 300F MOVLW 0x0F ; Set the DC low bits  
001E 0597 ANDWF CCP1CON, F ; Clear the TRM2 = PR2 flag  
001F 18D6 BTFSC DC_LO, 1 ;  
0020 1697 0100 BSF CCP1CON, CCP1IX ;  
0021 1856 0101 BSF CCP1CON, CCP1Y ;  
0022 1617 0102 BCF PIR1, TMR2IF ;  
0023 108C 0103 ;  
0104 ;  
0105 WAIT_PR  
0024 1C8C 0106 BTFSS PIR1, TMR2IF ; LOOP waiting for TRM2 = PR2  
0025 2824 0107 GOTO WAIT_PR ; Need to wait until TMR2 = PR2 so that  
0108 ;  
0026 1683 0109 BSF STATUS, RP0 ; Duty Cycle is latched  
0027 300F 0110 MOVFW PR2 ; Bank 1  
0028 0092 0111 MOVLW 0x0F0 ; Load TMR2 period with minimum value Fh  
0029 30F0 0112 MOVFW 0xF0 ;  
002A 0520 0113 ANDWF T2_PERIOD, W ; Determine if period needs to be greater  
002B 1903 0114 BTFSC STATUS, Z ;  
002C 2830 0115 GOTO NO_OFFSET ; NO, Period is the minimum  
0116 PR_OFFSET  
0117 MOVLW 0x0F ; Yes, calculate additional offset  
0118 SUBWF T2_PERIOD, W ;  
0119 ADDWF PR2, F ; ADD Period offset  
0120 ;  
0121 NO_OFFSET  
0030 1283 0122 BCF STATUS, RP0 ; Bank 0  
0031 0009 0123 RETFIE ; Return / Enable Global Interrupts  
0124 ;  
0125 ;  
0126 ;  
0127 ;***** Start program here, Power-On Reset occurred.*****  
0128 ;*****  
0129 ;*****  
0130 ;  
0131 START BCF STATUS, RP0 ; POWER_ON Reset (Beginning of program)  
0132 CLRFF TMR1H ;  
0133 CLRFF TMR1L ;  
0134 CLRFF TMR1L ;  
0135 ;  
0136 MCLR_RESET ; A Master Clear Reset
```

# Using the CCP Modules

---

```
0035 0183          CLRF    STATUS, RP0      ; Do initialization (Bank 0)
0036 018B          CLRF    INTCON
0037 018C          CLRF    PIR1
0038 1683          BSF     STATUS, RP0      ; Bank 1
0137 0138          BSF     0x80
0139 0139          MOVWF  OPTION_R
0140 0140          CLRF    PIE1
0141 0141          MOVWF  DUMMY_PA, 0
0039 3080          MOVWF  0xFF
003A 0081          CLRF    PORTA
003B 018C          BSF     0xFF
003C 30FF          MOVWF  ADCON1
003D 009F          MOVWF  PORTA
0145 0145          ; Port A is Digital.

003E 1283          BCF    STATUS, RP0      ; Bank 0
003F 0185          CLRF    PORTA
0040 0186          CLRF    PORTB
0041 0187          CLRF    PORTC
0042 0188          CLRF    PORTD
0043 0189          CLRF    PORTE
0146 0146          ; Select Bank 1
0147 0147          BSF     STATUS, RP0      ; Select Bank 1
0148 0148          MOVWF  0xFF
0149 0149          CLRF    TRISA
0150 0150          CLRF    TRISB
0151 0151          CLRF    TRISC
0152 0152          CLRF    TRISD
0153 0153          CLRF    TRISE
0154 0154          ; RA5 - 0 inputs
0044 1683          BSF     STATUS, RP0      ; RC Port are outputs
0045 30FF          MOVWF  TRISA
0046 0085          0157          MOVWF  TRISB
0047 0086          0158          CLRF    TRISC
0048 0187          0159          MOVWF  TRISD
0049 0088          0160          CLRF    TRISE
004A 0089          0161          MOVWF  PR2
004B 0092          0162          BSF     PIE1, TMR1IE
004C 140C          0163          MOVWF  STATUS, RP0      ; Default PWM period
004D 1283          0164          BSF     PORTA, 0
0165 0165          ; Enable TMR1 Interrupt
0166 300C          MOVWF  0X0C
004E 0097          0166          ; CCP module is in
004F 0097          MOVWF  CCP1CON      ; PWM output mode
0168 0168          ; Initialize the Special Function Registers (SFR) interrupts
0169 0169          ; Select Bank 0
0170 0170          ; CCP module is in
0171 0171          CLRF    PIR1
0172 0172          CLRF    TICON
0050 018C          0173          CLRF    T2CON
0051 0190          0174          if (PICMaster)
0052 0192          0175          BTFSC  DUMMY_PA, 0
0053 1850          0176          else
0177 0177          BTFSC  PORTA, 0
0178 0178          endif
0179 0179          BSF     T2CON, 0
0180 0180          ; CCP module is in
0054 1412          0181          if (PICMaster)
0055 18D0          0182          BTFSC  DUMMY_PA, 1
0183 0183          else
0184 0184          BTFSC  PORTA, 1
```

```

0056 1492          endif
0185          BSF      T2COM, 1      ;
0186          ;                                ;
0187          ;                                ;
0057 170B          BSF      INTCON, PEIE    ; Enable Peripheral Interrupts
0058 178B          BSF      INTCON, GIE     ; Enable all Interrupts
0059 1410          BSF      T1COM, TMRLON   ; Turn Timer 1 ON
005A 1512          BSF      T2COM, TMR2ON   ; Turn Timer 2 ON
0191          ;                                ;
0192          ;                                ;
0193 lzz         goto    lzz      ; Loop waiting for TMRI interrupt
0194          ;                                ;
0195          ; Here is where you do things depending on the type of RESET (Not a Power-On Reset).
0196          ;                                ;
0197 OTHER_RESET   BTFS S STATUS, TO      ; WDT Time-out?
0198 WDT_TIMEOUT    GOTO    ERROR1   ; YES, This is error condition
0199          if ( DEBUG_PU )
0200          goto    START    ; MCLR reset, Goto START
0201          else
0202          GOTO    MCLR_RESET   ; MCLR reset, Goto MCLR_RESET
0203          endif
0204          ;                                ;
0205          if ( Debug )
0206 END_START     NOP      ; END label for debug
0207          endif
0208          ;                                ;
0209          ;                                ;
0210          org     PMEM_END      ; End of Program Memory
0211          GOTO    ERROR1   ; If you get here your program was lost
0212          ;                                ;
0213          end
0214          ;                                ;
0215          ;                                ;

```

MEMORY USAGE MAP ('X' = Used, ' - ' = Unused)

0000 : XXXXXXXXXXXXXXXXX	XXXXXXXXXXXXXX	XXXXXXXXXXXXXX	XXXXXXXXXXXXXX	XXXXXXXXXXXXXX	XXXXXXXXXXXXXX
0040 : XXXXXXXXXXXXXXXXX	XXXXXXXXXXXXXX	XXXXXXXXXXXXXX	XXXXXXXXXXXXXX	XXXXXXXXXXXXXX	XXXXXXXXXXXXXX
0780 : -----	-----	-----	-----	-----	X
07C0 : -----	-----	-----	-----	-----	

All other memory blocks unused.

Errors :	0
Warnings :	17

# Using the CCP Modules

---

## APPENDIX A2: PWM.H

```
        nolist
;*****
;
; This is the custom Header File for the real time clock application note
;      PROGRAM:          CLOCK.H
;      Revision:        7-13-94
;
;***** This is used for the ASSEMBLER to recalculate certain frequency
; dependant variables. The value of Dev_Freq must be changed to
; reflect the frequency that the device actually operates at.
;
Dev_Freq           EQU      D'10000000'                                ; Device Frequency is 4 MHz
PULSE_TIME        EQU      ((( Dev_Freq / D'4000' ) * D'188' / D'10000' )
;
DB_HI_BYTE         EQU      (HIGH ((( Dev_Freq / 4 ) * 1 / D'1000' ) / 3 ) ) + 1
LCD_INIT_DELAY     EQU      (HIGH ((( Dev_Freq / 4 ) * D'46' / D'10000' ) / 3 ) ) + 1
INNER_CNTR         EQU      40                                         ; RAM Location
OUTER_CNTR         EQU      41                                         ; RAM Location
;
T1OSO              EQU      0                                           ; The RC0 / T1OSO / T1CKI
;
RESET_V            EQU      0x0000                                     ; Address of RESET Vector
ISR_V              EQU      0x0004                                     ; Address of Interrupt Vector
PMBM_END           EQU      0x07FF                                     ; Last address in Program Memory
TABLE_ADDR         EQU      0x0400                                     ; Address where to start Tables
;
COUNTER             EQU      0x021
;
XMIT_DATA          EQU      0x30
DATA_CNT            EQU      0x31
ONES_CNT            EQU      0x32
CCP1_INT_CNT        EQU      0x33
CCPREG_HI           EQU      0x40
CCPREG_LO           EQU      0x41
DUMMY_PA            EQU      0x50
DUMMY_PB            EQU      0x51
DUMMY_PC            EQU      0x52
DUMMY_PD            EQU      0x53
DUMMY_PE            EQU      0x54
DC_HI               EQU      0x55
DC_LO               EQU      0x56
T2_PERIOD           EQU      0xA0
;
        list
```

## APPENDIX B: COMP\_1.LST

LOC	OBJECT CODE	LINE SOURCE TEXT
0001		PAGE 1
0002 ;		
0003 ;*****		
0004 ;		
0005 ; This program outputs a pulse train on the CCP1 pin, as specified by the		
0006 ; values in the CCP1H:CCP1L.		
0007 ;		
0008 ;		
0009 ; Pulse Train		
0010 ; Data Value		
0011 ;		
0012 ;		
0013 ;		
0014 ;		
0015 ;		
0016 ;		
0017 ;		
0018 ;		Program = COMP_1.ASM
0019 ;		Revision Date: 7-13-94
0020 ;*****		
0021 ;*****		
0022 ;		
0023 ;		
0024 ; HARDWARE SETUP		- Data to serial transmit on CCP pin
0025 ; PORTB		
0026 ;		
0027 ;		
0028 ;		INCLUDE <C74.reg.h>
0247		
0028		
0029		
0053		
0029		
0030 ;		
0031 PICMaster	EQU TRUE	; A Debugging Flag
0032 Debug	EQU TRUE	; A Debugging Flag
0033 Debug_PU	EQU TRUE	; A Debugging Flag
0034 ;		
0035 ;		
0036 ; Reset address. Determine type of RESET		
0037 ;		
0038 org RESET_V		; RESET vector location

# Using the CCP Modules

---

```
0000 1683          0039 RESET      BSF STATUS, RP0      ; Bank 1
0001 188E          0040          BTFSC PCON, POR    ; Power-up reset?
0002 287C          0041          GOTO START        ; YES
0003 28BA          0042          GOTO OTHER_RESET   ; NO, a WDT or MCLR reset
0043 ; This is the Peripheral Interrupt routine. Need to determine the type
0044 ; of interrupt that occurred. The following interrupts are enabled:
0045 ; 1. CCP Capture Occurred
0046 ;
0047 ;
0048          org ISR_V           ; Interrupt vector location
0050 PER_INT_V
0051          if ( Debug )      PORTA, 0       ; Turn on strobe
0052          bsf      ; 
0053          endif
0054          BCF STATUS, RP0      ; Bank 0
0055          BTFSC PIR1, CCP1IF    ; Compare Interrupt occurred?
0056          GOTO CCP1_INT      ; YES, Service the TMR1 Interrupt
0057          ERROR1
0058          BCF PORTA, 2       ; NO, Error Condition - Unknown Interrupt
0059          BCF PORTA, 2       ; Toggle a PORT pin
0060          GOTO ERROR1
0061 ;
0062          ERROR2
0063          BSF PORTA, 3       ; NO, Error Condition - Unknown Interrupt
0064          BCF PORTA, 3       ; Toggle a PORT pin
0065          GOTO ERROR2
0066 ;
0067 ;
0068 ;***** In the CCP interrupt.*****
0069 ; Since timer1 is not cleared on a CCP match, the value in the
0070 ; CCP1H:CCP1L register pair must be updated. This is done with
0071 ; a 16-bit add. Also after the 1st CCP1 match (CCP1 pin goes high)
0072 ; the next match will force it low. Depending on the value of the data bit
0073 ; determines the value add to the CCP1H:CCP1L register pair.
0074 ;
0075 ;
0076 ; After the data has been transmitted, the pin will have a sync pulse and
0077 ; then remain low for 300 us.
0078 ;***** 
0079 ;
0080
0081 CCP1_INT      BCF PIR1, CCP1IF    ; Clear CCP1 Interrupt Flag
0082          INCF CCP1_INT_CNT    ; 
0083          BTFFS CCP1_INT_CNT, 0  ; 
0084          GOTO SYNC_PULSE
0085
0086 DATA_PULSE    DECF DATA_CNT      ; Decrement the Count of data bits
0087
```

# Using the CCP Modules

3

```

0013 1903 ; Have we transmitted all the Data Bits?
0014 2827 ; YES, Delay to 300 us
0015 D800 0090 XMIT_DATA, F ; NO, get next bit to transmit
0016 1803 0091 STATUS, C ; Is the bit to transmit a '1'?
0017 281F 0092 GOTO ONE_DATA ; YES, Stay low for 17.6 us
0018 302F 0093 ZERO_DATA MOVNW LOW ( T_ZERO_BIT ) ; NO, Stay low for 8.8 us
0019 0795 0094 ADDWF CCPRL, F ; Update Compare register pair latch
001A 1803 0095 BTFSW STATUS, C ;
001B 0A96 0096 INCF CCPRH, F ;
001C 3000 0097 MOVNW HIGH ( T_ZERO_BIT ) ;
001D 0796 0098 ADDWF CCPRH, F ;
001E 287A 0100 GOTO RET_FIE ;
0101 ;  

0102 ONE_DATA MOVNW LOW ( T_ONE_BIT ) ; Stay low for 17.6 us
0103 ADDWF CCPRL, F ; Update Compare register pair latch
0104 BTFSW STATUS, C ;
0105 0105 INCF CCPRH, F ;
0106 MOVNW HIGH ( T_ONE_BIT ) ;
0107 ADDWF CCPRH, F ; Increment the number of '1's in the byte
0108 INCF ONES_CNT ;
0109 GOTO RET_FIE ;
0110 ;  

0111 ;  

0112 PERIOD_DELTA MOVVF ONES_CNT, W ; Only want 9 states (0_1s to 8_1s)
0113 ANDLW 0x0F ; There was 0 ones in the data byte
0114 ADDWF PCL, F ; There was 1 one in the data byte
0115 GOTO ZERO_1 ; There was 2 ones in the data byte
0116 GOTO ONE_1 ; There was 3 ones in the data byte
0117 GOTO TWO_1 ; There was 4 ones in the data byte
0118 GOTO THREE_1 ; There was 5 ones in the data byte
0119 GOTO FOUR_1 ; There was 6 ones in the data byte
0120 GOTO FIVE_1 ; There was 7 ones in the data byte
0121 GOTO SIX_1 ; There was 8 ones in the data byte
0122 GOTO SEVEN_1 ;
0123 GOTO EIGHT_1 ;  

0124 ;  

0125 ;  

0126 SYNC_PULSE MOVNW LOW ( PULSE_TIME ) ; Update Compare register pair latch
0127 ADDWF CCPRL, F ;
0128 BTFSW STATUS, C ;
0129 INCF CCPRH, F ;
0130 MOVNW HIGH ( PULSE_TIME ) ;
0131 ADDWF CCPRH, F ; On Compare match, CCP1 pin = L
0132 BSF CCP1CON, 0 ;
0133 RETFIE  

0134 0099 ;  

0033 302F ;  

0034 0795 ;  

0035 1803 ;  

0036 0A96 ;  

0037 3000 ;  

0038 0796 ;  

0039 1417 ;  

003A 0009 ;

```

# Using the CCP Modules

---

```
0136 ZERO_1
 0137          MOVlw LOW ( ZERO_1S ) ; Update Compare register pair latch
 0138          ADDwf CCPRL, F ; i
 0139          BTFsc STATUS, C ; i
 0140          INCf CCPRH, F ; i
 0141          MOVLw HIGH ( ZERO_1S ) ; i
 0142          ADDwf CCPRH, F ; i
 0143          Goto RET_FIE

 0144          ;  
0145 ONE_1
 0146          MOVlw LOW ( ONE_1S ) ; Update Compare register pair latch
 0147          ADDwf CCPRL, F ; i
 0148          BTFsc STATUS, C ; i
 0149          INCf CCPRH, F ; i
 0150          MOVLw HIGH ( ONE_1S ) ; i
 0151          ADDwf CCPRH, F ; i
 0152          Goto RET_FIE

 0153          ;  
0154 TWO_1
 0155          MOVLw LOW ( TWO_1S ) ; Update Compare register pair latch
 0156          ADDwf CCPRL, F ; i
 0157          BTFsc STATUS, C ; i
 0158          INCf CCPRH, F ; i
 0159          MOVLw HIGH ( TWO_1S ) ; i
 0160          ADDwf CCPRH, F ; i
 0161          Goto RET_FIE

 0162          ;  
0163 THREE_1
 0164          MOVLw LOW ( THREE_1S ) ; Update Compare register pair latch
 0165          ADDwf CCPRL, F ; i
 0166          BTFsc STATUS, C ; i
 0167          INCf CCPRH, F ; i
 0168          MOVLw HIGH ( THREE_1S ) ; i
 0169          ADDwf CCPRH, F ; i
 0170          Goto RET_FIE

 0171          ;  
0172 FOUR_1
 0173          MOVLw LOW ( FOUR_1S ) ; Update Compare register pair latch
 0174          ADDwf CCPRL, F ; i
 0175          BTFsc STATUS, C ; i
 0176          INCf CCPRH, F ; i
 0177          MOVLw HIGH ( FOUR_1S ) ; i
 0178          ADDwf CCPRH, F ; i
 0179          Goto RET_FIE

 0180          ;  
0181 FIVE_1
 0182          MOVLw LOW ( FIVE_1S ) ; Update Compare register pair latch
 0183          ADDwf CCPRL, F ; i
```

```

0060 1803      BTFSCL    STATUS, C          ; i
0061 0A96      INCFL    CCPRH, F          ; i
0184      MOVWLW   HIGH ( FIVE_1S )       ; i
0185      ADDWF    CCPRH, F          ; i
0186      GOTO    RET_FIE
0062 3002      BTFSCL    STATUS, C          ; i
0063 0796      INCFL    CCPRH, F          ; i
0187      MOVWLW   HIGH ( SIX_1S )       ; i
0188      ADDWF    CCPRH, F          ; i
0064 287A      GOTO    RET_FIE
0189 ; i
0190  SIX_1
0191      MOVWLW   LOW ( SIX_1S )       ; i Update Compare register pair latch
0065 30D2      ADDWF    CCPRLI, F          ; i
0066 0795      BTFSCL    STATUS, C          ; i
0192      INCFL    CCPRH, F          ; i
0193      MOVWLW   HIGH ( SIX_1S )       ; i
0194      ADDWF    CCPRH, F          ; i
0195      GOTO    RET_FIE
0067 1803      BTFSCL    STATUS, C          ; i
0068 0A96      INCFL    CCPRH, F          ; i
0196      MOVWLW   HIGH ( SEVEN_1S )      ; i
0197      ADDWF    CCPRH, F          ; i
006B 287A      GOTO    RET_FIE
0198 ; i
0199  SEVEN_1
0200      MOVWLW   LOW ( SEVEN_1S )      ; i Update Compare register pair latch
0201      ADDWF    CCPRLI, F          ; i
006C 30A3      BTFSCL    STATUS, C          ; i
006D 0795      INCFL    CCPRH, F          ; i
0202      MOVWLW   HIGH ( SEVEN_1S )      ; i
0203      ADDWF    CCPRH, F          ; i
006E 1803      BTFSCL    STATUS, C          ; i
006F 0A96      INCFL    CCPRH, F          ; i
0204      MOVWLW   HIGH ( EIGHT_1S )      ; i
0070 3001      ADDWF    CCPRH, F          ; i
0071 0796      GOTO    RET_FIE
0072 287A      0206      RET_FIE
0207 ; i
0208  EIGHT_1
0209      MOVWLW   LOW ( EIGHT_1S )      ; i Update Compare register pair latch
0210      ADDWF    CCPRLI, F          ; i
0073 3074      BTFSCL    STATUS, C          ; i
0074 0795      INCFL    CCPRH, F          ; i
0211      MOVWLW   HIGH ( EIGHT_1S )      ; i
0212      ADDWF    CCPRH, F          ; i
0075 1803      BTFSCL    STATUS, C          ; i
0076 0A96      INCFL    CCPRH, F          ; i
0213      MOVWLW   HIGH ( EIGHT_1S )      ; i
0077 3001      ADDWF    CCPRH, F          ; i
0078 0796      GOTO    RET_FIE
0079 287A      0216      RET_FIE
0217      RET_FIE
007A 1017      BCF     CCP1CON, 0          ; i On Compare match, CCP1 pin = H
007B 0009      RETFIE
0220 ; i
0221      RETFIE
0222 ; i
0223 ; **** Start program here, Power-On Reset occurred. ****
0224 ; ****
0225 ; **** Start program here, Power-On Reset occurred. ****
0226 ; ****
0227 START
0228      BCF     STATUS, RP0          ; i POWER-ON Reset (Beginning of program)
0229      CLRFL  TMRIH
0230      CLRFL  TMRII
0231 ; i
0232 MCLR_RESET

```

# Using the CCP Modules

---

```
007F 1283          BCF      STATUS, RP0           ; Bank 0
0080 0183          CLRF     STATUS
0081 018B          CLRF     INTCON
0082 018C          CLRF     PIR1
0083 1683          BSF      STATUS, RP0           ; Bank 1
0084 3080          MOVWF   PORTB
0085 0081          OPTION_R
0086 018C          CLRF     PIE1
0087 30FF          MOVWF   0xFF
0088 009F          MOVLW   ADCON1
0233              ; Do initialization (Bank 0)
0234              ; Initialize PORTB weak pull-ups
0235              ; Disable all peripheral interrupts
0236              ; Port A is Digital.
0237              ; Port A is NOT incrementing
0238              ; All PORT output should output Low.
0239              ; Select Bank 1
0240              ; RA5 - 0 outputs
0241              ; Timer 1 is NOT incrementing
0242              ; Timer 1 is incrementing
0243              ; Timer 1 is incrementing
0244              ; Timer 1 is incrementing
0245              ; Timer 1 is incrementing
0246              ; Timer 1 is incrementing
0247              ; Timer 1 is incrementing
0248              ; Timer 1 is incrementing
0249              ; Timer 1 is incrementing
0250              ; Timer 1 is incrementing
0251              ; Timer 1 is incrementing
0252              ; Timer 1 is incrementing
0253              ; Timer 1 is incrementing
0254              ; Timer 1 is incrementing
0255              ; Timer 1 is incrementing
0256              ; Timer 1 is incrementing
0257              ; Timer 1 is incrementing
0258              ; Timer 1 is incrementing
0259              ; Timer 1 is incrementing
0260              ; Timer 1 is incrementing
0261              ; Timer 1 is incrementing
0262              ; Timer 1 is incrementing
0263              ; Timer 1 is incrementing
0264              ; Timer 1 is incrementing
0265              ; Initialize the Special Function Registers (SFR) interrupts
0266              ; Set-up timer and compare latches and then turn timer1 on.
0267              ; Set-up timer and compare latches and then turn timer1 on.
0268              ; Timer mode
0269              ; Enable Peripheral Interrupts
0270              ; Enable all Interrupts
0271              ; Turn OFF timer1
0272              ; Turn OFF timer1
0273              ; Turn OFF timer1
0274              ; Turn OFF timer1
0275              ; Turn OFF timer1
0276              ; TMRI = CCPRH:CCPRHL - 1
0277              ; TMRI = CCPRH:CCPRHL - 1
0278              ; TMRI = CCPRH:CCPRHL - 1
0279              ; TMRI = CCPRH:CCPRHL - 1
0280              ; TMRI = CCPRH:CCPRHL - 1
0281              ; TMRI = CCPRH:CCPRHL - 1
0282              ; TMRI = CCPRH:CCPRHL - 1
0283              ; TMRI = CCPRH:CCPRHL - 1
0099 018C          BCF      TICON, TMRION
009A 0190          CLRF     CCPRH_HI
009B 170B          MOVWF   TMRIH
009C 178B          BSF      CCPRH_LO
009D 1010          INTCON, PEIE
009E 3041          INTCON, GIE
009F 008F          DECF    TMRIL
00A0 3042          BSF      TMRIL
00A1 008E          MOVLW   TMRIH
00A2 038E          BSF      TMRIH
00A3 1803          BTFSCL STATUS, C
0090 0183          BCF      TICON, TMRION
0091 0190          CLRF     CCPRH_HI
0092 170B          MOVWF   TMRIH
0093 0086          BSF      CCPRH_LO
0094 0187          INTCON, PEIE
0095 0188          INTCON, GIE
0096 0189          DECF    TMRIH
0097 150C          BSF      TMRIH
0098 1283          BCF      TICON, TMRION
0099 018C          CLRF     CCPRH_HI
009A 0190          MOVWF   TMRIH
009B 170B          BSF      CCPRH_LO
009C 178B          MOVLW   TMRIH
009D 1010          INTCON, PEIE
009E 3041          INTCON, GIE
009F 008F          DECF    TMRIH
00A0 3042          BSF      TMRIH
00A1 008E          MOVLW   TMRIH
00A2 038E          BSF      TMRIH
00A3 1803          BTFSCL STATUS, C
```

```

00A4 038F          DECF    TMR1H      ; On match CCP1 = H level
00A5 3008          MOVLW  0x08      ;
00A6 0097          MOVWF  CCP1CON   ;
00A7 3009          MOVLW  0x09      ;
00A8 00B1          MOVF    DATA_CNT  ; 8-bits to transfer
00A9 01B2          CLRF    ONES_CNT  ; Result after xmit holds the number of 1's in a byte
00AA 30FF          MOVLW  0xFF      ;
00AB 00B3          MOVWF  CCP1_INT_CNT ; No CCP1 transmit interrupts yet
00AC 1410          BSF     TMR1ON   ; Turn ON timer1
0291              ; 
0292              ; 
0293              ; This code segment is an infinite loop that will always transmit the data
0294              ; contained in the XMTR_DATA register. After each byte is transmitted a new
0295              ; byte is read. If using PICMASTER (in stand alone mode), this is read from
0296              ; a register that is updated after a break (at NOP). If in a system, PORTB
0297              ; is read. All other variables are reinitialized after each byte.
0298              ; 
0299 NEXT_BYTE
0300              ; 
0301 WAIT          MOVF    DATA_CNT, W   ; Is DATA_CNT = 0 ?
0302 BTFS S, Z      GOTO    WAIT        ; NO, must wait until YES
0303             NOP
0304             ; 
0305             if ( Debug )    PORTA, 0   ; Turn off strobe
0306             bcf
0307             endif
0308             ; 
0309             if ( PICMaster )
0310             MOVF    DUMMY_PB, W   ;
0311             else
0312             MOVF    PORTB, W   ;
0313             endif
0314             MOVF    XMTR_DATA  ; New data to transmit
0315             MOVLW  0xFF      ;
0316             MOVWF  CCP1_INT_CNT ; 
0317             MOVLW  0x09      ;
0318             MOVWF  DATA_CNT  ;
0319             CLRF    ONES_CNT  ;
0320             GOTO    NEXT_BYTE
0321             ; 
0322             ; Here is where you do things depending on the type of RESET (Not a Power-On Reset).
0323             ; 
0324             ; 
0325 OTHER_RESET    BTFS S, T   ; WDT Time-out
0326 WDT_TIMEOUT    GOTO    ERROR1  ; YES, This is error condition
0327             if ( Debug_PU )
0328             goto    START
0329             else

```

# Using the CCP Modules

---

```
0330      GOTO    MCLR_RESET          ; MCLR reset, Goto MCLR_RESET
0331      endif
0332      ;
0333      if ( Debug )                ; END lable for debug
0334      END_START    NOP
0335      endif
0336      ;
0337      ;
0338      org     PMEM_END           ; End of Program Memory
0339      GOTO    ERROR1           ; If you set here Your program was lost
0340      end
0341
0342
0343
0344

MEMORY USAGE MAP ('X' = Used, '-' = Unused)
0000 : XXXXXXXXXXXXXXXXX XXXXXXXXXXXXXXXXX XXXXXXXXXXXXXXXXX XXXXXXXXXXXXXXXXX
0040 : XXXXXXXXXXXXXXXXX XXXXXXXXXXXXXXXXX XXXXXXXXXXXXXXXXX XXXXXXXXXXXXXXXXX
0080 : XXXXXXXXXXXXXXXXX XXXXXXXXXXXXXXXXX XXXXXXXXXXXXXXXXX XXXXXXXXXXXXXXXXX-
00C0 : _____ - _____ - _____ -
0780 : _____ - _____ - _____ -
07C0 : _____ - _____ - _____ X

All other memory blocks unused.

Errors   : 0
Warnings : 10
```

## APPENDIX B2: COMP.H

# Using the CCP Modules

---

## APPENDIX C: CAPT\_2.LST

```
MPASM 01.01 Released          CAPT_2.ASM    7-19-1994  10:54:15      PAGE  1

LOC  OBJECT CODE   LINE SOURCE TEXT
0001      LIST      P = 16C74,  F = INHX8M, n = 66
0002 ;
0003 ; ****
0004 ;
0005 ; This program implements a real time clock using the TMR1 module of the
0006 ; PIC16Cxx family.
0007 ;
0008 ; Program = CAPT_2.ASM
0009 ; Revision Date: 7-19-94
0010 ;
0011 ; ****
0012 ;
0013 ;
0014 ; HARDWARE SETUP
0015 ;
0016 ;
0017 ;
0018 ;
0019 ;
0020 ;
0021 INCLUDE <C74_reg.h>
0249
0021
0022 INCLUDE <CAPT.h>
0022
0023 ;
0024 ;
0025 PICMaster EQU    TRUE   ; A Debugging Flag
0026 Debug     EQU    TRUE   ; A Debugging Flag
0027 Debug_PU  EQU    TRUE   ; A Debugging Flag
0028 ;
0029 ;
0030 ; Reset address. Determine type of RESET
0031 ;
0032 org    RESET V      ; RESET vector location
0033 RESET    BSF    STATUS, RP0 ; Bank 1
0034 BTFSR   PCON, POR ; Power-up reset?
0035 GOTO    START    ; YES
0036 GOTO    OTHER_RESET ; NO, a WDT or MCLR reset
0037 ;
0038 ; This is the Peripheral Interrupt routine. Need to determine the type
0039 ; of interrupt that occurred. The following interrupts are enabled:
```

```

0040 ; 1. CCP1 Capture Occurred
0041 ; 2. CCP2 Compare Occurred
0042 ;
0044 ;          org      ISR_V
0045 PER_INT_V           ; Interrupt vector location

0004 1283
0005 190C
0006 281D
0007 180D
0008 2811
0009 180C
000A 282D
000B 1488
000C 1088
000D 280B
000E 1508
000F 1108
0010 280E
0011 100D
0012 0851
0013 079B
0014 1803
0015 0A9C
0016 0853
0017 079C
0018 0A93
0019 141D
001A 1C33
001B 101D

          BCF    STATUS, RP0
0046     BTFSC   PIR1, CCP1IF
0047     GOTO    CAPTURE
0048     BTFSC   PIR2, CCP2IF
0049     GOTO    COMPARE
0050     BTFSC   PIRL, TMRLIF
0051     GOTO    T1OVLFL
0052     GOTO    ERROR1
0053     ERROR1
0054     BSF    PORTD, 1
0055     BCF    PORTD, 1
0056     GOTO    ERROR1
0057     ;
0058     ERROR2
0059     BSF    PORTD, 2
0060     BCF    PORTD, 2
0061     GOTO    ERROR2
0062     ;
0063     ; The Compare generates a square wave based on the value on PORTB (in DUMMY_PB)
0064     ; and on PORTD (in DUMMY_DD). PORTB is loaded into low compare latch and PORTD
0065     ; is loaded into the high compare latch. If the value of the ports is not changed,
0066     ; a capture overflow condition will occur when PORTB > 7Fh. This overflow
0067     ; is only indicated by the time between captures being much less than expected.
0068     ;
0069     COMPARE
0070     BCF    PIR2, CCP2IF
0071     if ( PICMaster )
0072         MOVF   DUMMY_PB, W
0073     else
0074         MOVF   PORTB, W
0075     endif
0076     ADDWF  CCPR2L, F
0077     BTFSC  STATUS, C
0078     INCF   CCPR2H, F
0079     if ( PICMaster )
0080         MOVF   DUMMY_PD, W
0081     else
0082         MOVF   PORTD, W
0083     endif
0084     ADDWF  CCPR2H, F
0085     INCF   CCP2_INT_CNT
0086     BSF    CCP2ON, 0
0087     BTFSS  CCP2_INT_CNT, 0
0088     BCF    CCP2ON, 0

; Bank 0
; CCP1 Interrupt occurred? (Capture)
; YES, Service the CCP1 Interrupt
; CCP2 Interrupt occurred? (Compare)
; YES, Service the CCP2 Interrupt
; NO, Timer 1 Overflow?
; YES, 
; NO, Error Condition - Unknown Interrupt
; NO, Error Condition - Unknown Interrupt
; Toggle a PORT pin
; Clear CCP2 Interrupt Flag
; Update Compare register pair latch
;
```

## Using the CCP Modules

```

0089 END_COMPARE      RETFIE          ; Return / Enable Global Interrupts
0090
0091
0092 ; 0093 ; The result of the new capture minus the old capture is stored in the new capture
0094 ; registers (CAPT_NEW_H:CAPT_NEW_L)
0095 ;
0096 CAPTURE          BCF   PIR1, CCP1IF    ; Clear CCP1 Interrupt Flag
0097           MOVF  CAPT_NEW_L, W     ; New capture value (low byte)
0098           MOVWF CCPR1H, W       ; New capture value (high byte)
0099           MOVWF CCPR1L, W       ; New capture value (high byte)
0100           MOVWF CAPT_NEW_H
0101 ;
0102 ;
0103           MOVF  CAPT_OLD_L, W    ; Subtract the low bytes of the 2 captures
0104           SUBWF CAPT_NEW_L, F    ; Did a borrow occur?
0105           BTFFS STATUS, C       ; YES, Decrement old capture (high byte)
0106           DECF  CAPT_NEW_H, F    ; New capture value (low byte)
0107           MOVF  CAPT_OLD_H, W    ; Subtract the low bytes of the 2 captures
0108           SUBWF CAPT_NEW_H, F    ; Did a borrow occur?
0109           MOVF  CCPR1L, W       ; New capture value (low byte)
0110           MOVWF CAPT_OLD_L, W    ; New capture value (high byte)
0111           MOVF  CCPR1H, W       ; New capture value (high byte)
0112           MOVWF CAPT_OLD_H
0113 END_CAPTURE        RETFIE          ; Return / Enable Global Interrupts
0114 ;
0115 ;
0116 ;
0117 T1OVFL          BCF   PIR1, TMR1IF    ; Clear TI1 Overflow Interrupt Flag
0118           RETFIE          ; Return / Enable Global Interrupts
0119 ;
0120 ;
0121 ;
0122 ;***** Start program here, Power-On Reset occurred.
0123 ;***** Start program here, Power-On Reset occurred.
0124 ;***** Start program here, Power-On Reset occurred.
0125 ;
0126 START            BCF   STATUS, RP0      ; POWER_ON Reset (Beginning of program)
0127           CLRF  TMR1H
0128           CLRF  TMR1L
0129 ;
0130 ;
0131 MCIR_RESET        BCF   STATUS, RP0      ; A Master Clear Reset
0132           CLRF  STATUS
0133           CLRF  INTCN
0134           CLRF  PIR1
0135           CLRF  STATUS
0136           BSF   STATUS, RP0      ; Bank 1

```

```

0037 3000      MOVLW 0x00          ; The LCD module does not like to work w/ weak pull-ups
0038 0081      MOVWF OPTION_R
0039 018C      CLRF PIE1           ; Disable all peripheral interrupts
003A 018D      CLRF PIE2           ; Disable all peripheral interrupts
003B 30FF      MOVLW 0xFF
003C 009F      MOVWF ADCON1
0143 ;           ; Port A is Digital.

003D 1283      BCF STATUS, RP0      ; Bank 0
003E 0185      BCF PORTA          ; ALL PORT output should output Low.
003F 0186      BCF PORTB
0040 0187      BCF PORTC
0041 0188      BCF PORTD
0042 0189      BCF PORTE
0043 1010      BCF TLCON, TMRI0N    ; Timer 1 is NOT incrementing

0044 1683      BSF STATUS, RP0      ; Select Bank 1
0045 0185      BCF TRISA          ; RA5 - 0 outputs
0046 30FF      MOVLW 0xFF
0047 0086      BCF TRISB          ; RB7 - 0 inputs
0048 0187      BCF TRISC          ; RC Port are outputs
0049 1507      BCF TRISC, 2       ; CCP1 is an INPUT
004A 0088      BCF TRISD          ; RD Port are inputs
004B 150C      BCF TRISD
004C 150C      BCF TRISE          ; RE Port are outputs
004D 140D      BCF TRISE
004E 1283      BCF TRISE
0164 ;           ; Initialize the Special Function Registers (SFR) interrupts

0165 ;           ; Set-up timer and compare latches and then turn timer1 on.
0166 ;           ; Initialize the Special Function Registers (SFR) interrupts
0167 ;           ; Set-up timer and compare latches and then turn timer1 on.

004F 018C      BCF TLCON, TMRI0N    ; Turn OFF timer1
0050 018D      BCF PIR1
0051 0190      BCF PIR2
0052 170B      BCF TICON
0053 178B      BCF TICON
0171 ;           ; Timer mode
0172 ;           ; Enable Peripheral Interrupts
0173 ;           ; Enable all Interrupts
0174 ;           ; Set-up timer and compare latches and then turn timer1 on.

0175 ;           ; Set-up timer and compare latches and then turn timer1 on.

0176      BCF TLCON, TMRI0N    ; Turn OFF timer1
0168      CLRF DUMM_PB, W
0169      CLRF INTCON, PEIE
0170      CLRF INTCON, GIE
0171      BSF INTCON, PEIE
0172      BSF INTCON, GIE
0173 ;           ; Timer mode
0174 ;           ; Enable Peripheral Interrupts
0175 ;           ; Enable all Interrupts
0176      BCF TLCON, TMRI0N    ; Turn OFF timer1
0177      if ( PICMaster )
0178      MOVF DUMM_PB, W
0179      else
0180      MOVF PORTB, W
0181      endif
0182      ADDWF CCPRL, F
0183      BTFS C
0184      INCF CCPRRH, F
0185      ; Update Compare register pair latch
0054 1010      ; Update Compare register pair latch
0055 0851      ; Update Compare register pair latch
0056 079B      ; Update Compare register pair latch
0057 1803      ; Update Compare register pair latch
0058 0A9C      ; Update Compare register pair latch

```

# Using the CCP Modules

---

```
0059 08D3          if ( PICMaster )           ;  
0185          MOVF   DUMMM_PD             ;  
0186          ;  
0187          else    MOVF   PORTD, W            ;  
0188          ;  
0189          endif   ADDWF  CCPRH, F           ; On match CCP2 = H level  
0190          MOVWF  CCPWF              ; Capture on every rising edge  
0191          CCP2CON             ;  
0192          MOVWF  CCP1CON             ; Turn ON timer1  
0193          CCP1CON             ;  
0194          MOVWF  BSF    TMR1ON             ; Turn ON timer1  
0195          ;  
0196          ;  
0197          ;  
0198          ;  
0199 1zz         goto   lzz               ; Loop waiting for interrupts (for use with PICMASTER)  
0200          ;  
0201          ;  
0202          ; Here is where you do things depending on the type of RESET (Not a Power-On Reset).  
0203          ;  
0204  OTHER_RESET BTFS S STATUS, TO      ; WDT Time-out?  
0205  WDT_TIMEOUT GOTO  ERROR1           ; YES, this is error condition  
0206          if ( Debug_PU )  
0207          goto   START              ; MCLR reset, Goto START  
0208          else    GOTO  MCLR_RESET        ; MCLR reset, Goto MCLR_RESET  
0209          ;  
0210          endif   ;  
0211          ;  
0212          if ( Debug )           ; END label for debug  
0213  END_START  NOP                ;  
0214          endif   ;  
0215          ;  
0216          ;  
0217          org    PMEM_END             ; End of Program Memory  
0218          GOTO  ERROR1             ; If you get here your program was lost  
0219          ;  
0220          end    ;  
0221          ;  
0222          ;
```

```
MEMORY USAGE MAP ('X' = Used, '-' = Unused)
0000 : XXXXXXXXXXXXXXXXXX XXXXXXXXXXXXXXXXXX XXXXXXXXXXXXXXXXXX XXXXXXXXXXXXXXXXXX
0040 : XXXXXXXXXXXXXXXXXX XXXXXXXXXXXXXXXXXX XXXXXXXXXXXXXXXXXX XXXXXXXXXXXXXXXXXX
0780 : _____ - _____ - _____ - _____ X
07C0 : _____ - _____ - _____ - _____ X

All other memory blocks unused.

Errors   :    0
Warnings :   13
```

# Using the CCP Modules

## APPENDIX C2: CAPT.H

```
nolist
;*****
; This is the custom Header File for the real time clock application note
; PROGRAM:      CLOCK.H
; Revision:     7-19-94
;
;*****
; This is used for the ASSEMBLER to recalculate certain frequency
; dependant variables. The value of Dev_Freq must be changed to
; reflect the frequency that the device actually operates at.
;
Dev_Freq        EQU      D'4000000'          ; Device Frequency is 4 MHz
DB_HI_BYTE      EQU      (HIGH ((( Dev_Freq / 4 ) * 1 / D'1000' ) / 3 ) ) + 1
LCD_INIT_DELAY  EQU      (HIGH ((( Dev_Freq / 4 ) * D'46' / D'10000' ) / 3 ) ) + 1
INNER_CNTR     EQU      40                  ; RAM Location
OUTER_CNTR     EQU      41                  ; RAM Location
;
T1OSO          EQU      0                   ; The RC0 / T1OSO / TICKI
;
RESET_V         EQU      0x0000            ; Address of RESET Vector
ISR_V           EQU      0x0004            ; Address of Interrupt Vector
PMEM_END        EQU      0x07FF            ; Last address in Program Memory
TABLE_ADDR      EQU      0x0400            ; Address where to start Tables
;
COUNTER         EQU      0x021              ;
CCP2_INT_CNT   EQU      0x33                ;
;
; DUMMY_PD:DUMMY_PB contain the value to be loaded into the CCP2 compare registers
; (CCPR2H:CCPR2L)
;
DUMMY_PA        EQU      0x50
DUMMY_PB        EQU      0x51
DUMMY_PC        EQU      0x52
DUMMY_PD        EQU      0x53
DUMMY_PE        EQU      0x54
;
;
; CAPT_NEW_H:CAPT_NEW_L stores the NEW captured value and the result of the
; subtraction between this capture and the previous.
;   CAPT_NEW_H:CAPT_NEW_L = CAPT_NEW_H:CAPT_NEW_L - CAPT_OLD_H:CAPT_OLD_L
;
; After all computations the new capture value is moved to the CAPT_OLD_H:CAPT_OLD_L
; in preparation for the next capture value.
;
CAPT_NEW_H       EQU      0x040              ;
CAPT_NEW_L       EQU      0x041              ;
CAPT_OLD_H       EQU      0x042              ;
CAPT_OLD_L       EQU      0x043              ;
;
list
```

---

# WORLDWIDE SALES & SERVICE

---

**AMERICAS****Corporate Office**

Microchip Technology Inc.  
2355 West Chandler Blvd.  
Chandler, AZ 85224-6199  
Tel: 602 786-7200 Fax: 602 786-7277  
Technical Support: 602 786-7627  
Web: <http://www.mchip.com/microhip>

**Atlanta**

Microchip Technology Inc.  
500 Sugar Mill Road, Suite 200B  
Atlanta, GA 30350  
Tel: 770 640-0034 Fax: 770 640-0307

**Boston**

Microchip Technology Inc.  
5 Mount Royal Avenue  
Marlborough, MA 01752  
Tel: 508 480-9990 Fax: 508 480-8575

**Chicago**

Microchip Technology Inc.  
333 Pierce Road, Suite 180  
Itasca, IL 60143  
Tel: 708 285-0071 Fax: 708 285-0075

**Dallas**

Microchip Technology Inc.  
14651 Dallas Parkway, Suite 816  
Dallas, TX 75240-8809  
Tel: 214 991-7177 Fax: 214 991-8588

**Dayton**

Microchip Technology Inc.  
35 Rockridge Road  
Englewood, OH 45322  
Tel: 513 832-2543 Fax: 513 832-2841

**Los Angeles**

Microchip Technology Inc.  
18201 Von Karman, Suite 455  
Irvine, CA 92715  
Tel: 714 263-1888 Fax: 714 263-1338

**New York**

Microchip Technology Inc.  
150 Motor Parkway, Suite 416  
Hauppauge, NY 11788  
Tel: 516 273-5305 Fax: 516 273-5335

**AMERICAS (continued)****San Jose**

Microchip Technology Inc.  
2107 North First Street, Suite 590  
San Jose, CA 95131  
Tel: 408 436-7950 Fax: 408 436-7955

**ASIA/PACIFIC****Hong Kong**

Microchip Technology  
Unit No. 3002-3004, Tower 1  
Metroplaza  
223 Hing Fong Road  
Kwai Fong, N.T. Hong Kong  
Tel: 852 2 401 1200 Fax: 852 2 401 3431

**Korea**

Microchip Technology  
168-1, Youngbo Bldg. 3 Floor  
Samsung-Dong, Kangnam-Ku,  
Seoul, Korea  
Tel: 82 2 554 7200 Fax: 82 2 558 5934

**Singapore**

Microchip Technology  
200 Middle Road  
#10-03 Prime Centre  
Singapore 188980  
Tel: 65 334 8870 Fax: 65 334 8850

**Taiwan**

Microchip Technology  
10F-1C 207  
Tung Hua North Road  
Taipei, Taiwan, ROC  
Tel: 886 2 717 7175 Fax: 886 2 545 0139

**EUROPE****United Kingdom**

Arizona Microchip Technology Ltd.  
Unit 6, The Courtyard  
Meadow Bank, Furlong Road  
Bourne End, Buckinghamshire SL8 5AJ  
Tel: 44 0 1628 851077 Fax: 44 0 1628 850259

**France**

Arizona Microchip Technology SARL  
2 Rue du Buisson aux Fraises  
91300 Massy - France  
Tel: 33 1 69 53 63 20 Fax: 33 1 69 30 90 79

**Germany**

Arizona Microchip Technology GmbH  
Gustav-Heinemann-Ring 125  
D-81739 Muenchen, Germany  
Tel: 49 89 627 144 0 Fax: 49 89 627 144 44

**Italy**

Arizona Microchip Technology SRL  
Centro Direzionale Colleoni  
Palazzo Pegaso Ingresso No. 2  
Via Paracelso 23, 20041  
Agrate Brianza (MI) Italy  
Tel: 39 039 689 9939 Fax: 39 039 689 9883

**JAPAN**

Microchip Technology Intl. Inc.  
Benex S-1 6F  
3-18-20, Shin Yokohama  
Kohoku-Ku, Yokohama  
Kanagawa 222 Japan  
Tel: 81 45 471 6166 Fax: 81 45 471 6122

9/22/95